{"title":"集成电路电超应力硬度估计的试验方法","authors":"P.K. Skorobogatov","doi":"10.1109/RADECS.1997.698882","DOIUrl":null,"url":null,"abstract":"A test method to estimate the electrical overstress (EOS) hardness of ICs is presented. It is based on unification of test conditions. The advantage of the method is the possibility it gives to compare the EOS hardness of different ICs. A specialized test installation has been designed to estimate the hardness of different ICs to EOS, including transient and permanent effects. Experimental data for digital bipolar IC and 4K/spl times/1 CMOS RAM EOS hardness are given including the effects of upset, latch-up and catastrophic failure.","PeriodicalId":106774,"journal":{"name":"RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Test method for IC electrical overstress hardness estimation\",\"authors\":\"P.K. Skorobogatov\",\"doi\":\"10.1109/RADECS.1997.698882\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A test method to estimate the electrical overstress (EOS) hardness of ICs is presented. It is based on unification of test conditions. The advantage of the method is the possibility it gives to compare the EOS hardness of different ICs. A specialized test installation has been designed to estimate the hardness of different ICs to EOS, including transient and permanent effects. Experimental data for digital bipolar IC and 4K/spl times/1 CMOS RAM EOS hardness are given including the effects of upset, latch-up and catastrophic failure.\",\"PeriodicalId\":106774,\"journal\":{\"name\":\"RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294)\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RADECS.1997.698882\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"RADECS 97. Fourth European Conference on Radiation and its Effects on Components and Systems (Cat. No.97TH8294)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADECS.1997.698882","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Test method for IC electrical overstress hardness estimation
A test method to estimate the electrical overstress (EOS) hardness of ICs is presented. It is based on unification of test conditions. The advantage of the method is the possibility it gives to compare the EOS hardness of different ICs. A specialized test installation has been designed to estimate the hardness of different ICs to EOS, including transient and permanent effects. Experimental data for digital bipolar IC and 4K/spl times/1 CMOS RAM EOS hardness are given including the effects of upset, latch-up and catastrophic failure.