TFT电路的一些模拟构建块

R. Itou, M. Kayama, T. Shima
{"title":"TFT电路的一些模拟构建块","authors":"R. Itou, M. Kayama, T. Shima","doi":"10.1109/MWSCAS.2001.986201","DOIUrl":null,"url":null,"abstract":"The analog circuits fabricated by the amorphous and/or polycrystalline silicon TFT suffer from very wide deviation effects of the threshold voltage Vth and the current gain /spl beta/. This paper proposes some analog building blocks for TFT circuits, in which the techniques to reduce the effects caused by the threshold voltage and the current gain /spl beta/ mismatch of the transistors are used. First, Vth and /spl beta/ deviation-free differential amplifier is discussed. Second, Vth deviation-free current source is proposed. Finally, Vth and /spl beta/ deviation-free class A amplifier is presented. The test chip to verify the proposed idea has been simulated and designed using VDEC design environment.","PeriodicalId":403026,"journal":{"name":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-08-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Some analog building blocks for TFT circuits\",\"authors\":\"R. Itou, M. Kayama, T. Shima\",\"doi\":\"10.1109/MWSCAS.2001.986201\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The analog circuits fabricated by the amorphous and/or polycrystalline silicon TFT suffer from very wide deviation effects of the threshold voltage Vth and the current gain /spl beta/. This paper proposes some analog building blocks for TFT circuits, in which the techniques to reduce the effects caused by the threshold voltage and the current gain /spl beta/ mismatch of the transistors are used. First, Vth and /spl beta/ deviation-free differential amplifier is discussed. Second, Vth deviation-free current source is proposed. Finally, Vth and /spl beta/ deviation-free class A amplifier is presented. The test chip to verify the proposed idea has been simulated and designed using VDEC design environment.\",\"PeriodicalId\":403026,\"journal\":{\"name\":\"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)\",\"volume\":\"18 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2001-08-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2001.986201\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2001.986201","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

由非晶和/或多晶硅TFT制成的模拟电路受到阈值电压Vth和电流增益/spl β /的极宽偏差效应的影响。本文提出了一些用于TFT电路的模拟模块,其中使用了降低阈值电压和晶体管电流增益/spl β /失配所造成的影响的技术。首先,讨论了Vth和/spl beta/无偏差差分放大器。其次,提出了第v型无偏差电流源。最后,给出了Vth和/spl β /无偏差A类放大器。利用VDEC设计环境对测试芯片进行了仿真和设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Some analog building blocks for TFT circuits
The analog circuits fabricated by the amorphous and/or polycrystalline silicon TFT suffer from very wide deviation effects of the threshold voltage Vth and the current gain /spl beta/. This paper proposes some analog building blocks for TFT circuits, in which the techniques to reduce the effects caused by the threshold voltage and the current gain /spl beta/ mismatch of the transistors are used. First, Vth and /spl beta/ deviation-free differential amplifier is discussed. Second, Vth deviation-free current source is proposed. Finally, Vth and /spl beta/ deviation-free class A amplifier is presented. The test chip to verify the proposed idea has been simulated and designed using VDEC design environment.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信