优化了高密度eDRAM的信号传输方案

Xinhong Hong, L. Pan, Haozhi Ma, Dong Wu, Jun Xu
{"title":"优化了高密度eDRAM的信号传输方案","authors":"Xinhong Hong, L. Pan, Haozhi Ma, Dong Wu, Jun Xu","doi":"10.1109/ISNE.2016.7543284","DOIUrl":null,"url":null,"abstract":"In this work, optimized signal transmission schemes are proposed to improve the signal transmission speed and area efficiency of high density embedded DRAM (eDRAM). As in the schemes, overdrive scheme is adopted to enhance the drive capability of read word-line (RWL) inverters and reduce inverters area overhead, optimized signal transmission path scheme is proposed to reduce signal transmission loading, and a Vth loss compensation and signal path pre-charge technology are also adopted to improve the data access speed. The proposed schemes are implemented in 1Mb eDRAM on 65nm CMOS technology node. Calculation and simulation results present 20% area reduction on RWL pull-down inverters and 10% data access speed improvement.","PeriodicalId":127324,"journal":{"name":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","volume":"183 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-05-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Optimized signal transmission schemes for high density eDRAM\",\"authors\":\"Xinhong Hong, L. Pan, Haozhi Ma, Dong Wu, Jun Xu\",\"doi\":\"10.1109/ISNE.2016.7543284\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, optimized signal transmission schemes are proposed to improve the signal transmission speed and area efficiency of high density embedded DRAM (eDRAM). As in the schemes, overdrive scheme is adopted to enhance the drive capability of read word-line (RWL) inverters and reduce inverters area overhead, optimized signal transmission path scheme is proposed to reduce signal transmission loading, and a Vth loss compensation and signal path pre-charge technology are also adopted to improve the data access speed. The proposed schemes are implemented in 1Mb eDRAM on 65nm CMOS technology node. Calculation and simulation results present 20% area reduction on RWL pull-down inverters and 10% data access speed improvement.\",\"PeriodicalId\":127324,\"journal\":{\"name\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"volume\":\"183 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-05-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 5th International Symposium on Next-Generation Electronics (ISNE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISNE.2016.7543284\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 5th International Symposium on Next-Generation Electronics (ISNE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISNE.2016.7543284","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

为了提高高密度嵌入式DRAM (eDRAM)的信号传输速度和面积效率,本文提出了优化的信号传输方案。在方案中,采用了超速方案来提高RWL逆变器的驱动能力,减少逆变器面积开销,提出了优化信号传输路径方案来减少信号传输负载,并采用了Vth损耗补偿和信号路径预充电技术来提高数据访问速度。所提出的方案在65nm CMOS技术节点上的1Mb eDRAM上实现。计算和仿真结果表明,RWL下拉逆变器面积减小20%,数据存取速度提高10%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Optimized signal transmission schemes for high density eDRAM
In this work, optimized signal transmission schemes are proposed to improve the signal transmission speed and area efficiency of high density embedded DRAM (eDRAM). As in the schemes, overdrive scheme is adopted to enhance the drive capability of read word-line (RWL) inverters and reduce inverters area overhead, optimized signal transmission path scheme is proposed to reduce signal transmission loading, and a Vth loss compensation and signal path pre-charge technology are also adopted to improve the data access speed. The proposed schemes are implemented in 1Mb eDRAM on 65nm CMOS technology node. Calculation and simulation results present 20% area reduction on RWL pull-down inverters and 10% data access speed improvement.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信