具有多种新特性的模拟阵列处理器硬件实现

A. Paasio, M. Laiho, A. Kananen, K. Halonen
{"title":"具有多种新特性的模拟阵列处理器硬件实现","authors":"A. Paasio, M. Laiho, A. Kananen, K. Halonen","doi":"10.1109/IJCNN.2002.1007818","DOIUrl":null,"url":null,"abstract":"This paper describes functionalities which will soon be available in an analog array processor. By developing dedicated calculation cores for different types of applications, the processor size can be kept small and therefore the achieved resolution is relatively high. The available features include weighted ranked order filtering, gray scale mathematical morphology, second neighbor direct interaction and different plasticity options for templates, where the previous results of the processing define the weights in the future steps. A linear filter capable of low pass filtering is also included. The resulting processing unit is viewed at block level and the characteristics of functional blocks are assessed in terms of estimations of power consumption, evaluation time, die area and accuracy.","PeriodicalId":382771,"journal":{"name":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","volume":"215 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":"{\"title\":\"An analog array processor hardware realization with multiple new features\",\"authors\":\"A. Paasio, M. Laiho, A. Kananen, K. Halonen\",\"doi\":\"10.1109/IJCNN.2002.1007818\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes functionalities which will soon be available in an analog array processor. By developing dedicated calculation cores for different types of applications, the processor size can be kept small and therefore the achieved resolution is relatively high. The available features include weighted ranked order filtering, gray scale mathematical morphology, second neighbor direct interaction and different plasticity options for templates, where the previous results of the processing define the weights in the future steps. A linear filter capable of low pass filtering is also included. The resulting processing unit is viewed at block level and the characteristics of functional blocks are assessed in terms of estimations of power consumption, evaluation time, die area and accuracy.\",\"PeriodicalId\":382771,\"journal\":{\"name\":\"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)\",\"volume\":\"215 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"21\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IJCNN.2002.1007818\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IJCNN.2002.1007818","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 21

摘要

本文描述了即将在模拟阵列处理器中实现的功能。通过为不同类型的应用程序开发专用的计算核心,处理器的尺寸可以保持较小,因此实现的分辨率相对较高。可用的特征包括加权排序顺序过滤,灰度数学形态学,第二邻居直接交互和模板的不同可塑性选项,其中先前的处理结果定义了未来步骤的权重。还包括能够进行低通滤波的线性滤波器。所得到的加工单元在块级上进行观察,并根据功耗、评估时间、模具面积和精度的估计来评估功能块的特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
An analog array processor hardware realization with multiple new features
This paper describes functionalities which will soon be available in an analog array processor. By developing dedicated calculation cores for different types of applications, the processor size can be kept small and therefore the achieved resolution is relatively high. The available features include weighted ranked order filtering, gray scale mathematical morphology, second neighbor direct interaction and different plasticity options for templates, where the previous results of the processing define the weights in the future steps. A linear filter capable of low pass filtering is also included. The resulting processing unit is viewed at block level and the characteristics of functional blocks are assessed in terms of estimations of power consumption, evaluation time, die area and accuracy.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信