Hierarchical timing estimation using a module timing overlapping technique

This paper presents a novel timing estimation method for high level synthesis systems. The approach employs a hierarchical timing computation, and also supports timing information reusability across hierarchical levels. Therefore, it is suitable for use as part of a high level design methodology. The experimental results show that the timing estimation method is accurate when compared to gate level timing estimation.