无线应用中带数字反馈回路的高效低面积DC-DC降压变换器

2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN) Pub Date : 2021-08-17 DOI:10.1109/ICUFN49451.2021.9528400

H. Jeong, Kangyoon Lee

{"title":"无线应用中带数字反馈回路的高效低面积DC-DC降压变换器","authors":"H. Jeong, Kangyoon Lee","doi":"10.1109/ICUFN49451.2021.9528400","DOIUrl":null,"url":null,"abstract":"In this Paper, a high efficiency and low area dc-dc buck converter with the digital feedback loop is proposed for wireless device. The digital feedback loop is consisted of two-step digital pulse width modulation (DPWM) and low power self-tracking zero current detector (ST-ZCD). To implement a high-efficiency dc-dc converter, a hybrid DPWM core is proposed with high linearity and low power consumption. To reduce the output voltage ripple within 20mV, an adaptive window analog-to-digital converter is proposed. To minimize the reverse current, a dead time generator is implemented with the proposed ST-ZCD. The circuit is designed with a Samsung 28nm CMOS process that produces an output voltage of 1.8V using a standard supply voltage of 3.3V.","PeriodicalId":318542,"journal":{"name":"2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN)","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-08-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High Efficiency & Low Area DC-DC Buck Converter with the Digital Feedback Loop for the Wireless Applications\",\"authors\":\"H. Jeong, Kangyoon Lee\",\"doi\":\"10.1109/ICUFN49451.2021.9528400\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this Paper, a high efficiency and low area dc-dc buck converter with the digital feedback loop is proposed for wireless device. The digital feedback loop is consisted of two-step digital pulse width modulation (DPWM) and low power self-tracking zero current detector (ST-ZCD). To implement a high-efficiency dc-dc converter, a hybrid DPWM core is proposed with high linearity and low power consumption. To reduce the output voltage ripple within 20mV, an adaptive window analog-to-digital converter is proposed. To minimize the reverse current, a dead time generator is implemented with the proposed ST-ZCD. The circuit is designed with a Samsung 28nm CMOS process that produces an output voltage of 1.8V using a standard supply voltage of 3.3V.\",\"PeriodicalId\":318542,\"journal\":{\"name\":\"2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN)\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-08-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICUFN49451.2021.9528400\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICUFN49451.2021.9528400","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种用于无线设备的高效率、低面积的数字反馈回路dc-dc降压变换器。数字反馈环路由两步数字脉宽调制(DPWM)和低功率自跟踪零电流检测器(ST-ZCD)组成。为了实现高效率的dc-dc变换器，提出了一种高线性度、低功耗的混合型DPWM核心。为了将输出电压纹波减小到20mV以内，提出了一种自适应窗口模数转换器。为了最小化反向电流，采用ST-ZCD实现了死区时间发生器。该电路采用三星28纳米CMOS工艺设计，在3.3V的标准电源电压下，输出电压为1.8V。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

High Efficiency & Low Area DC-DC Buck Converter with the Digital Feedback Loop for the Wireless Applications

In this Paper, a high efficiency and low area dc-dc buck converter with the digital feedback loop is proposed for wireless device. The digital feedback loop is consisted of two-step digital pulse width modulation (DPWM) and low power self-tracking zero current detector (ST-ZCD). To implement a high-efficiency dc-dc converter, a hybrid DPWM core is proposed with high linearity and low power consumption. To reduce the output voltage ripple within 20mV, an adaptive window analog-to-digital converter is proposed. To minimize the reverse current, a dead time generator is implemented with the proposed ST-ZCD. The circuit is designed with a Samsung 28nm CMOS process that produces an output voltage of 1.8V using a standard supply voltage of 3.3V.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2021 Twelfth International Conference on Ubiquitous and Future Networks (ICUFN)

自引率

0.00%

发文量