Y. T. Poornima, Suresh Reddy Kalathuru, P. G. Poddar
{"title":"SoC中基于邮箱的处理器间通信","authors":"Y. T. Poornima, Suresh Reddy Kalathuru, P. G. Poddar","doi":"10.1109/RTEICT.2017.8256756","DOIUrl":null,"url":null,"abstract":"An inter-processor communication scheme is necessary in a multi-core system-on-chip architecture, for data communication, event control and resource sharing which are necessary for efficient performance of SoC. This paper presents the implementation of inter-processor communication using hardware based mailbox and semaphore design. Data communication and event control between processors are accomplished through mailbox and synchronization in resource sharing is achieved with semaphore. Both the schemes are implemented in RTL, simulated and verified using VCS of Synopsys.","PeriodicalId":342831,"journal":{"name":"2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)","volume":"256 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Mailbox based inter-processor communication in SoC\",\"authors\":\"Y. T. Poornima, Suresh Reddy Kalathuru, P. G. Poddar\",\"doi\":\"10.1109/RTEICT.2017.8256756\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An inter-processor communication scheme is necessary in a multi-core system-on-chip architecture, for data communication, event control and resource sharing which are necessary for efficient performance of SoC. This paper presents the implementation of inter-processor communication using hardware based mailbox and semaphore design. Data communication and event control between processors are accomplished through mailbox and synchronization in resource sharing is achieved with semaphore. Both the schemes are implemented in RTL, simulated and verified using VCS of Synopsys.\",\"PeriodicalId\":342831,\"journal\":{\"name\":\"2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)\",\"volume\":\"256 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-05-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RTEICT.2017.8256756\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RTEICT.2017.8256756","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Mailbox based inter-processor communication in SoC
An inter-processor communication scheme is necessary in a multi-core system-on-chip architecture, for data communication, event control and resource sharing which are necessary for efficient performance of SoC. This paper presents the implementation of inter-processor communication using hardware based mailbox and semaphore design. Data communication and event control between processors are accomplished through mailbox and synchronization in resource sharing is achieved with semaphore. Both the schemes are implemented in RTL, simulated and verified using VCS of Synopsys.