带电流控制电路的改进循环折叠级联码OTA

N. Mukahar, S. Kar
{"title":"带电流控制电路的改进循环折叠级联码OTA","authors":"N. Mukahar, S. Kar","doi":"10.1109/SHUSER.2012.6268892","DOIUrl":null,"url":null,"abstract":"This paper presents an improved architecture of folded cascade OTA with current control circuit that achieves improved DC gain and settling time without sacrificing power and area. This is achieved by exploiting and using idle device in the signal path and separates the AC and DC path, which results in an enhanced transconductance, output resistance, gain, settling time and power dissipation. Recycle folded cascade amplifier architecture was implemented in 90 nm CMOS process with 1 V power supply. Simulation results shows that the proposed structure significantly increase the DC gain bandwidth compared to the recycle folded cascade OTA and consume very low power dissipation. Theoretical analysis and LTSpice simulations prove the performance of the new OTA.","PeriodicalId":426671,"journal":{"name":"2012 IEEE Symposium on Humanities, Science and Engineering Research","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Improved recycle folded cascode OTA with current control circuit\",\"authors\":\"N. Mukahar, S. Kar\",\"doi\":\"10.1109/SHUSER.2012.6268892\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an improved architecture of folded cascade OTA with current control circuit that achieves improved DC gain and settling time without sacrificing power and area. This is achieved by exploiting and using idle device in the signal path and separates the AC and DC path, which results in an enhanced transconductance, output resistance, gain, settling time and power dissipation. Recycle folded cascade amplifier architecture was implemented in 90 nm CMOS process with 1 V power supply. Simulation results shows that the proposed structure significantly increase the DC gain bandwidth compared to the recycle folded cascade OTA and consume very low power dissipation. Theoretical analysis and LTSpice simulations prove the performance of the new OTA.\",\"PeriodicalId\":426671,\"journal\":{\"name\":\"2012 IEEE Symposium on Humanities, Science and Engineering Research\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Symposium on Humanities, Science and Engineering Research\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SHUSER.2012.6268892\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Symposium on Humanities, Science and Engineering Research","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SHUSER.2012.6268892","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种改进的带电流控制电路的折叠级联OTA结构,在不牺牲功率和面积的情况下,提高了直流增益和稳定时间。这是通过在信号路径中利用和使用空闲器件并将交流和直流路径分开来实现的,从而增强了跨导、输出电阻、增益、稳定时间和功耗。采用90nm CMOS工艺,采用1v电源,实现了循环折叠级联放大器结构。仿真结果表明,与循环折叠级联OTA相比,该结构显著提高了直流增益带宽,且功耗极低。理论分析和LTSpice仿真验证了新OTA的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Improved recycle folded cascode OTA with current control circuit
This paper presents an improved architecture of folded cascade OTA with current control circuit that achieves improved DC gain and settling time without sacrificing power and area. This is achieved by exploiting and using idle device in the signal path and separates the AC and DC path, which results in an enhanced transconductance, output resistance, gain, settling time and power dissipation. Recycle folded cascade amplifier architecture was implemented in 90 nm CMOS process with 1 V power supply. Simulation results shows that the proposed structure significantly increase the DC gain bandwidth compared to the recycle folded cascade OTA and consume very low power dissipation. Theoretical analysis and LTSpice simulations prove the performance of the new OTA.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信