Shih-Chih Chen, Ruey-Lue Wang, Ming-Lung Kung, Hsiang-Chen Kuo
{"title":"用于3-5 GHz超宽带应用的集成CMOS低噪声放大器","authors":"Shih-Chih Chen, Ruey-Lue Wang, Ming-Lung Kung, Hsiang-Chen Kuo","doi":"10.1109/EDSSC.2005.1635247","DOIUrl":null,"url":null,"abstract":"For the ultra-wide-band communication applications, this work presents a two-stage topology to implement a low noise amplifier (LNA) based on the 0.18 um TSMC CMOS technology. We adopt the voltage-current resistor feedback and shunt-peaked circuit to obtain measurement results of maximum gain in 14.0 dB, noise figure below 5.25 dB, input and output reflection coefficients below -11dB within the bandwidth between 3 GHz to 5 GHz.","PeriodicalId":429314,"journal":{"name":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"22","resultStr":"{\"title\":\"An Integrated CMOS Low Noise Amplifier for 3-5 GHz UWB Applications\",\"authors\":\"Shih-Chih Chen, Ruey-Lue Wang, Ming-Lung Kung, Hsiang-Chen Kuo\",\"doi\":\"10.1109/EDSSC.2005.1635247\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"For the ultra-wide-band communication applications, this work presents a two-stage topology to implement a low noise amplifier (LNA) based on the 0.18 um TSMC CMOS technology. We adopt the voltage-current resistor feedback and shunt-peaked circuit to obtain measurement results of maximum gain in 14.0 dB, noise figure below 5.25 dB, input and output reflection coefficients below -11dB within the bandwidth between 3 GHz to 5 GHz.\",\"PeriodicalId\":429314,\"journal\":{\"name\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"22\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE Conference on Electron Devices and Solid-State Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2005.1635247\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE Conference on Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2005.1635247","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 22
摘要
对于超宽带通信应用,本文提出了一种基于0.18 um TSMC CMOS技术的两级拓扑结构来实现低噪声放大器(LNA)。我们采用压流电阻反馈和分峰电路,在3 GHz ~ 5 GHz的带宽范围内,获得了最大增益在14.0 dB,噪声系数在5.25 dB以下,输入输出反射系数在-11dB以下的测量结果。
An Integrated CMOS Low Noise Amplifier for 3-5 GHz UWB Applications
For the ultra-wide-band communication applications, this work presents a two-stage topology to implement a low noise amplifier (LNA) based on the 0.18 um TSMC CMOS technology. We adopt the voltage-current resistor feedback and shunt-peaked circuit to obtain measurement results of maximum gain in 14.0 dB, noise figure below 5.25 dB, input and output reflection coefficients below -11dB within the bandwidth between 3 GHz to 5 GHz.