用于聚合物微波光纤的28nm CMOS FD-SOI高速毫米波QPSK发射机

Florian Voineau, B. Martineau, Mathilde Sié, A. Ghiotto, E. Kerhervé
{"title":"用于聚合物微波光纤的28nm CMOS FD-SOI高速毫米波QPSK发射机","authors":"Florian Voineau, B. Martineau, Mathilde Sié, A. Ghiotto, E. Kerhervé","doi":"10.23919/EuMIC.2019.8909564","DOIUrl":null,"url":null,"abstract":"Benefiting from considerable progress in the design of low-power, low cost and high-speed millimeter-wave circuits, Polymer Microwave Fibers (PMF) are gaining interest in the context of serial links. In this work, an innovative dual-band Quadrature Phase Shift Keying (QPSK) architecture, which is based on integrated wideband and low loss differential hybrid couplers, is proposed to increase data rate capability while still preserving low power and moderate range potentials. A circuit demonstrator in 28 nm CMOS FD-SOI is presented to validate the concepts. It achieves fifth harmonic locking on a wide continuous locking range and realizes 9 Gb/s data rate in the E-band.","PeriodicalId":228725,"journal":{"name":"2019 14th European Microwave Integrated Circuits Conference (EuMIC)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A High-Speed Millimeter-Wave QPSK Transmitter in 28nm CMOS FD-SOI for Polymer Microwave Fibers Applications\",\"authors\":\"Florian Voineau, B. Martineau, Mathilde Sié, A. Ghiotto, E. Kerhervé\",\"doi\":\"10.23919/EuMIC.2019.8909564\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Benefiting from considerable progress in the design of low-power, low cost and high-speed millimeter-wave circuits, Polymer Microwave Fibers (PMF) are gaining interest in the context of serial links. In this work, an innovative dual-band Quadrature Phase Shift Keying (QPSK) architecture, which is based on integrated wideband and low loss differential hybrid couplers, is proposed to increase data rate capability while still preserving low power and moderate range potentials. A circuit demonstrator in 28 nm CMOS FD-SOI is presented to validate the concepts. It achieves fifth harmonic locking on a wide continuous locking range and realizes 9 Gb/s data rate in the E-band.\",\"PeriodicalId\":228725,\"journal\":{\"name\":\"2019 14th European Microwave Integrated Circuits Conference (EuMIC)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 14th European Microwave Integrated Circuits Conference (EuMIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/EuMIC.2019.8909564\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 14th European Microwave Integrated Circuits Conference (EuMIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/EuMIC.2019.8909564","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

受益于低功耗、低成本和高速毫米波电路设计的巨大进步,聚合物微波光纤(PMF)在串行链路的背景下越来越受到关注。在这项工作中,提出了一种基于集成宽带和低损耗差分混合耦合器的创新双带正交相移键控(QPSK)架构,以提高数据速率能力,同时仍然保持低功耗和中等范围电位。提出了一个28 nm CMOS FD-SOI电路演示器来验证这些概念。在较宽的连续锁定范围内实现了五次谐波锁定,在e波段实现了9gb /s的数据速率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A High-Speed Millimeter-Wave QPSK Transmitter in 28nm CMOS FD-SOI for Polymer Microwave Fibers Applications
Benefiting from considerable progress in the design of low-power, low cost and high-speed millimeter-wave circuits, Polymer Microwave Fibers (PMF) are gaining interest in the context of serial links. In this work, an innovative dual-band Quadrature Phase Shift Keying (QPSK) architecture, which is based on integrated wideband and low loss differential hybrid couplers, is proposed to increase data rate capability while still preserving low power and moderate range potentials. A circuit demonstrator in 28 nm CMOS FD-SOI is presented to validate the concepts. It achieves fifth harmonic locking on a wide continuous locking range and realizes 9 Gb/s data rate in the E-band.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信