Anirudh Itagi, S. Krishvadana, K. Bharath, M. Rajesh Kumar
{"title":"FPGA架构增强机器学习应用的硬件加速","authors":"Anirudh Itagi, S. Krishvadana, K. Bharath, M. Rajesh Kumar","doi":"10.1109/ICCMC51019.2021.9418015","DOIUrl":null,"url":null,"abstract":"Many algorithms have been developed in the field of Machine learning and its sub-fields such as neural networks, Deep learning and so on, for applications such as pattern classification, image and video processing, statistical data mining and so forth. These algorithms perform such tasks with remarkable accuracy. However, when implemented in traditional processor core software, many of these algorithms get choked when the size of the network or computational demand of the algorithm scales up. FPGAs and ASICs offer higher computation capability, throughput and bandwidth. Features such as massive parallel processing, high performance and reliability, are strong arguments for FPGAs for Deep Neural Network applications. FPGAs offer reconfigurable, flexible architectures where even the most popular GPUs fall short. This paper proposes a robust, re-configurable architecture for deploying Machine learning algorithms and presents its advantages by implementing a Neural Network in an FPGA and comparing its results with an implementation in a Raspberry Pi.","PeriodicalId":131747,"journal":{"name":"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-04-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"FPGA Architecture To Enhance Hardware Acceleration for Machine Learning Applications\",\"authors\":\"Anirudh Itagi, S. Krishvadana, K. Bharath, M. Rajesh Kumar\",\"doi\":\"10.1109/ICCMC51019.2021.9418015\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Many algorithms have been developed in the field of Machine learning and its sub-fields such as neural networks, Deep learning and so on, for applications such as pattern classification, image and video processing, statistical data mining and so forth. These algorithms perform such tasks with remarkable accuracy. However, when implemented in traditional processor core software, many of these algorithms get choked when the size of the network or computational demand of the algorithm scales up. FPGAs and ASICs offer higher computation capability, throughput and bandwidth. Features such as massive parallel processing, high performance and reliability, are strong arguments for FPGAs for Deep Neural Network applications. FPGAs offer reconfigurable, flexible architectures where even the most popular GPUs fall short. This paper proposes a robust, re-configurable architecture for deploying Machine learning algorithms and presents its advantages by implementing a Neural Network in an FPGA and comparing its results with an implementation in a Raspberry Pi.\",\"PeriodicalId\":131747,\"journal\":{\"name\":\"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-04-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCMC51019.2021.9418015\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 5th International Conference on Computing Methodologies and Communication (ICCMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCMC51019.2021.9418015","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FPGA Architecture To Enhance Hardware Acceleration for Machine Learning Applications
Many algorithms have been developed in the field of Machine learning and its sub-fields such as neural networks, Deep learning and so on, for applications such as pattern classification, image and video processing, statistical data mining and so forth. These algorithms perform such tasks with remarkable accuracy. However, when implemented in traditional processor core software, many of these algorithms get choked when the size of the network or computational demand of the algorithm scales up. FPGAs and ASICs offer higher computation capability, throughput and bandwidth. Features such as massive parallel processing, high performance and reliability, are strong arguments for FPGAs for Deep Neural Network applications. FPGAs offer reconfigurable, flexible architectures where even the most popular GPUs fall short. This paper proposes a robust, re-configurable architecture for deploying Machine learning algorithms and presents its advantages by implementing a Neural Network in an FPGA and comparing its results with an implementation in a Raspberry Pi.