基于变压器输入的23.8-43 GHz CMOS低功耗超宽带注入锁频倍频器研究

Yoshiki Hashimoto, Naoki Kaneda, K. Komoku, N. Itoh
{"title":"基于变压器输入的23.8-43 GHz CMOS低功耗超宽带注入锁频倍频器研究","authors":"Yoshiki Hashimoto, Naoki Kaneda, K. Komoku, N. Itoh","doi":"10.23919/apmc55665.2022.9999959","DOIUrl":null,"url":null,"abstract":"Ultra-wideband CMOS low-power injection-locked frequency multiplier with transformer input circuit has been studied. Due to the linearity of the input circuitry, the ILFM with the proposed transformer-based input circuit can obtain a wide locking range compared to that with the conventional transistor input circuit. According to the measurement results, the maximum locking range is 57.5% from 23.8 GHz to 43.0 GHz output at $V_{DD} = 1.8\\ \\mathrm{V}$, $I_{DD} = 0.96\\ \\text{mA}$ and $P_{in} = 0\\ \\text{dBm}$. The lowest locked phase noise at 1 MHz offset from 28 GHz carrier frequency was −123 dBc/Hz. Used process technology is TSMC-180nm CMOS.","PeriodicalId":219307,"journal":{"name":"2022 Asia-Pacific Microwave Conference (APMC)","volume":"29 2","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Study on 23.8-43 GHz CMOS Low-Power Ultra-Wideband Injection-Locked Frequency Multiplier with Transformer Input\",\"authors\":\"Yoshiki Hashimoto, Naoki Kaneda, K. Komoku, N. Itoh\",\"doi\":\"10.23919/apmc55665.2022.9999959\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Ultra-wideband CMOS low-power injection-locked frequency multiplier with transformer input circuit has been studied. Due to the linearity of the input circuitry, the ILFM with the proposed transformer-based input circuit can obtain a wide locking range compared to that with the conventional transistor input circuit. According to the measurement results, the maximum locking range is 57.5% from 23.8 GHz to 43.0 GHz output at $V_{DD} = 1.8\\\\ \\\\mathrm{V}$, $I_{DD} = 0.96\\\\ \\\\text{mA}$ and $P_{in} = 0\\\\ \\\\text{dBm}$. The lowest locked phase noise at 1 MHz offset from 28 GHz carrier frequency was −123 dBc/Hz. Used process technology is TSMC-180nm CMOS.\",\"PeriodicalId\":219307,\"journal\":{\"name\":\"2022 Asia-Pacific Microwave Conference (APMC)\",\"volume\":\"29 2\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-11-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 Asia-Pacific Microwave Conference (APMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/apmc55665.2022.9999959\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 Asia-Pacific Microwave Conference (APMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/apmc55665.2022.9999959","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

研究了带变压器输入电路的超宽带CMOS低功率注入锁频倍频器。由于输入电路的线性性,与传统晶体管输入电路相比,基于变压器输入电路的ILFM可以获得更宽的锁定范围。测量结果表明,在$V_{DD} = 1.8\ \mathrm{V}$、$I_{DD} = 0.96\ \text{mA}$和$P_{in} = 0\ \text{dBm}$时,从23.8 GHz到43.0 GHz的最大锁定范围为57.5%。在28ghz载波频率偏移1mhz时,最低锁相噪声为- 123 dBc/Hz。采用的制程技术为TSMC-180nm CMOS。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Study on 23.8-43 GHz CMOS Low-Power Ultra-Wideband Injection-Locked Frequency Multiplier with Transformer Input
Ultra-wideband CMOS low-power injection-locked frequency multiplier with transformer input circuit has been studied. Due to the linearity of the input circuitry, the ILFM with the proposed transformer-based input circuit can obtain a wide locking range compared to that with the conventional transistor input circuit. According to the measurement results, the maximum locking range is 57.5% from 23.8 GHz to 43.0 GHz output at $V_{DD} = 1.8\ \mathrm{V}$, $I_{DD} = 0.96\ \text{mA}$ and $P_{in} = 0\ \text{dBm}$. The lowest locked phase noise at 1 MHz offset from 28 GHz carrier frequency was −123 dBc/Hz. Used process technology is TSMC-180nm CMOS.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信