基于VHDL的FDWT处理器设计

S.M. Aziz, M. Michel
{"title":"基于VHDL的FDWT处理器设计","authors":"S.M. Aziz, M. Michel","doi":"10.1109/TENCON.2003.1273193","DOIUrl":null,"url":null,"abstract":"This paper presents the hardware design of a forward discrete wavelet transform (FDWT) processor using VHDL. The design is based on the JPEG2000 standard and utilises the lossless features of FDWT. This is a reversible algorithm, which means there is no loss of information while compressing and transmitting the image information. This paper presents the hardware architecture of the processor as well ns the design of its constituent components in VHDL. The architecture does not comprise any hardware multiplier unit and therefore suitable for development of high-performance image processors. Simulations show that one block of an image can be transformed up to 5 levels of computation using this FDWT processor.","PeriodicalId":405847,"journal":{"name":"TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region","volume":"228 ","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-10-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"VHDL based design of an FDWT processor\",\"authors\":\"S.M. Aziz, M. Michel\",\"doi\":\"10.1109/TENCON.2003.1273193\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the hardware design of a forward discrete wavelet transform (FDWT) processor using VHDL. The design is based on the JPEG2000 standard and utilises the lossless features of FDWT. This is a reversible algorithm, which means there is no loss of information while compressing and transmitting the image information. This paper presents the hardware architecture of the processor as well ns the design of its constituent components in VHDL. The architecture does not comprise any hardware multiplier unit and therefore suitable for development of high-performance image processors. Simulations show that one block of an image can be transformed up to 5 levels of computation using this FDWT processor.\",\"PeriodicalId\":405847,\"journal\":{\"name\":\"TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region\",\"volume\":\"228 \",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-10-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TENCON.2003.1273193\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"TENCON 2003. Conference on Convergent Technologies for Asia-Pacific Region","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.2003.1273193","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

介绍了一种基于VHDL的前向离散小波变换处理器的硬件设计。该设计基于JPEG2000标准,并利用了FDWT的无损特性。这是一种可逆算法,这意味着在压缩和传输图像信息的过程中不会有信息丢失。本文介绍了该处理器的硬件结构,并用VHDL语言对其组成部件进行了设计。该架构不包含任何硬件乘法器单元,因此适合开发高性能图像处理器。仿真结果表明,使用该FDWT处理器可以对图像的一个块进行多达5级的变换。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
VHDL based design of an FDWT processor
This paper presents the hardware design of a forward discrete wavelet transform (FDWT) processor using VHDL. The design is based on the JPEG2000 standard and utilises the lossless features of FDWT. This is a reversible algorithm, which means there is no loss of information while compressing and transmitting the image information. This paper presents the hardware architecture of the processor as well ns the design of its constituent components in VHDL. The architecture does not comprise any hardware multiplier unit and therefore suitable for development of high-performance image processors. Simulations show that one block of an image can be transformed up to 5 levels of computation using this FDWT processor.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信