N. Ismailoglu, K. Karakus, K. Kapucu, Ozan Yilmaz, Y. M. Mert, H. E. Kazak, R. Oktem
{"title":"基于JPEG2000的高速车载图像压缩的双核ASIC架构","authors":"N. Ismailoglu, K. Karakus, K. Kapucu, Ozan Yilmaz, Y. M. Mert, H. E. Kazak, R. Oktem","doi":"10.1109/RAST.2011.5966880","DOIUrl":null,"url":null,"abstract":"We propose a dual core JPEG2000 architecture which aims to compress high resolution multichannel images in real time. The proposed architecture handles both lossless and Rate Distortion-Optimized lossy compression schemes of JPEG2000. The dual core JPEG2000 architecture is implemented and simulated on a Xilinx Virtex-5 Series FPGA. The simulation results show that the proposed architecture can encode up to 200Mbits at 100MHz clock speed.","PeriodicalId":285002,"journal":{"name":"Proceedings of 5th International Conference on Recent Advances in Space Technologies - RAST2011","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A dual-core ASIC architecture for high-speed on-board image compression with JPEG2000\",\"authors\":\"N. Ismailoglu, K. Karakus, K. Kapucu, Ozan Yilmaz, Y. M. Mert, H. E. Kazak, R. Oktem\",\"doi\":\"10.1109/RAST.2011.5966880\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose a dual core JPEG2000 architecture which aims to compress high resolution multichannel images in real time. The proposed architecture handles both lossless and Rate Distortion-Optimized lossy compression schemes of JPEG2000. The dual core JPEG2000 architecture is implemented and simulated on a Xilinx Virtex-5 Series FPGA. The simulation results show that the proposed architecture can encode up to 200Mbits at 100MHz clock speed.\",\"PeriodicalId\":285002,\"journal\":{\"name\":\"Proceedings of 5th International Conference on Recent Advances in Space Technologies - RAST2011\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 5th International Conference on Recent Advances in Space Technologies - RAST2011\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RAST.2011.5966880\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 5th International Conference on Recent Advances in Space Technologies - RAST2011","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RAST.2011.5966880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A dual-core ASIC architecture for high-speed on-board image compression with JPEG2000
We propose a dual core JPEG2000 architecture which aims to compress high resolution multichannel images in real time. The proposed architecture handles both lossless and Rate Distortion-Optimized lossy compression schemes of JPEG2000. The dual core JPEG2000 architecture is implemented and simulated on a Xilinx Virtex-5 Series FPGA. The simulation results show that the proposed architecture can encode up to 200Mbits at 100MHz clock speed.