激光可编程逻辑阵列的设计辅助工具和测试结果

D. L. Allen, Richard Goldenberg
{"title":"激光可编程逻辑阵列的设计辅助工具和测试结果","authors":"D. L. Allen, Richard Goldenberg","doi":"10.1109/ICCD.1990.130248","DOIUrl":null,"url":null,"abstract":"The time required to customized a logic array circuit can be reduced to minutes by the use of laser programming without the access and resistance limitations of electrically programmable devices. A restructable logic array (RLA) that can be completely tested before packaging and can be fabricated in a standard CMOS process has been developed. Its key element is a connective laser link device. Circuits of up to 1200 gate equivalents have been restructured, and a base array of 4000 raw gate equivalents is in fabrication. A chip architecture, associated testing, and electrical design features, as well as their use in custom circuits are described.<<ETX>>","PeriodicalId":441935,"journal":{"name":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","volume":"24 7","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Design aids and test results for laser-programmable logic arrays\",\"authors\":\"D. L. Allen, Richard Goldenberg\",\"doi\":\"10.1109/ICCD.1990.130248\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The time required to customized a logic array circuit can be reduced to minutes by the use of laser programming without the access and resistance limitations of electrically programmable devices. A restructable logic array (RLA) that can be completely tested before packaging and can be fabricated in a standard CMOS process has been developed. Its key element is a connective laser link device. Circuits of up to 1200 gate equivalents have been restructured, and a base array of 4000 raw gate equivalents is in fabrication. A chip architecture, associated testing, and electrical design features, as well as their use in custom circuits are described.<<ETX>>\",\"PeriodicalId\":441935,\"journal\":{\"name\":\"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors\",\"volume\":\"24 7\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCD.1990.130248\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCD.1990.130248","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

定制逻辑阵列电路所需的时间可以通过使用激光编程减少到几分钟,而没有电可编程设备的访问和电阻限制。一种可重构逻辑阵列(RLA)可以在封装前进行完全测试,并可以在标准CMOS工艺中制造。它的关键部件是连接激光链路装置。高达1200栅极等效的电路已经重构,4000个原始栅极等效的基阵正在制造中。描述了芯片结构、相关测试和电气设计特征,以及它们在定制电路中的使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Design aids and test results for laser-programmable logic arrays
The time required to customized a logic array circuit can be reduced to minutes by the use of laser programming without the access and resistance limitations of electrically programmable devices. A restructable logic array (RLA) that can be completely tested before packaging and can be fabricated in a standard CMOS process has been developed. Its key element is a connective laser link device. Circuits of up to 1200 gate equivalents have been restructured, and a base array of 4000 raw gate equivalents is in fabrication. A chip architecture, associated testing, and electrical design features, as well as their use in custom circuits are described.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信