A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces

Sooeun Lee, Jaeyoung Seo, Kyunghyun Lim, Jaehyun Ko, J. Sim, Hong-June Park, Byungsub Kim
{"title":"A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces","authors":"Sooeun Lee, Jaeyoung Seo, Kyunghyun Lim, Jaehyun Ko, J. Sim, Hong-June Park, Byungsub Kim","doi":"10.1109/ISSCC.2018.8310289","DOIUrl":null,"url":null,"abstract":"Compact transceivers (TRXs) for highly reflective (HR) interconnects are strongly demanded by the memory industry. Although discontinuous reflective channels like multi-drop DRAM interfaces are less suitable for high data rates than continuous point-to-point channels, their great advantages in high capacity, high throughput, and low latency attract the market [1-3]. However, compact TRXs for low-loss HR channels are more challenging than for high-loss low-reflection (LR) channels. Although the long-tail ISI of a high-loss LR channel can be cost-efficiently canceled by an FFE with a few taps or a DFE with IIR feedback (DFE-IIR) [4], the irregular ISI of a low-loss HR channel requires many DFE taps [2], demanding unacceptably large hardware cost and power dissipation. As an alternative solution, a multi-tone (MT) TRX was proposed to avoid a notch of the frequency response [3], but it is also very costly for HR channels with many notches. This paper proposes a 7.8Gb/s/pin compact single-ended (SE) TRX with simple clock data recovery (CDR) using phase-difference modulation (PDM) for HR memory interfaces. For reliable operation of the TRX/CDR, a phase-difference amplifier (PDA) is also proposed to satisfy its stringent timing requirement.","PeriodicalId":6617,"journal":{"name":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","volume":"105 1","pages":"272-274"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Solid - State Circuits Conference - (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2018.8310289","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

Compact transceivers (TRXs) for highly reflective (HR) interconnects are strongly demanded by the memory industry. Although discontinuous reflective channels like multi-drop DRAM interfaces are less suitable for high data rates than continuous point-to-point channels, their great advantages in high capacity, high throughput, and low latency attract the market [1-3]. However, compact TRXs for low-loss HR channels are more challenging than for high-loss low-reflection (LR) channels. Although the long-tail ISI of a high-loss LR channel can be cost-efficiently canceled by an FFE with a few taps or a DFE with IIR feedback (DFE-IIR) [4], the irregular ISI of a low-loss HR channel requires many DFE taps [2], demanding unacceptably large hardware cost and power dissipation. As an alternative solution, a multi-tone (MT) TRX was proposed to avoid a notch of the frequency response [3], but it is also very costly for HR channels with many notches. This paper proposes a 7.8Gb/s/pin compact single-ended (SE) TRX with simple clock data recovery (CDR) using phase-difference modulation (PDM) for HR memory interfaces. For reliable operation of the TRX/CDR, a phase-difference amplifier (PDA) is also proposed to satisfy its stringent timing requirement.
一个7.8Gb/s/引脚1.96pJ/b紧凑型单端TRX和CDR,具有相位差调制,用于高反射存储器接口
用于高反射(HR)互连的紧凑型收发器(trx)受到存储器行业的强烈需求。虽然像多滴DRAM接口这样的不连续反射通道不如连续点对点通道适合高数据速率,但它们在高容量、高吞吐量和低延迟方面的巨大优势吸引了市场[1-3]。然而,用于低损耗HR通道的紧凑型trx比用于高损耗低反射(LR)通道更具挑战性。虽然高损耗LR信道的长尾ISI可以通过几个抽头的FFE或带有IIR反馈的DFE (DFE-IIR)来经济有效地消除[4],但低损耗HR信道的不规则ISI需要许多DFE抽头[2],这需要不可接受的大硬件成本和功耗。作为一种替代方案,提出了多音(MT) TRX以避免频率响应的陷波[3],但对于具有许多陷波的HR通道来说,它也非常昂贵。本文提出了一种7.8Gb/s/引脚紧凑单端TRX,具有简单的时钟数据恢复(CDR),用于HR存储器接口,使用相位差调制(PDM)。为了保证TRX/CDR的可靠工作,还提出了一种相位差放大器(PDA)来满足其严格的时序要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信