A Novel Cascaded Multilevel Boost converter fed Multilevel inverter with reduced switch count

IF 1.1 4区 工程技术 Q4 ENGINEERING, ELECTRICAL & ELECTRONIC
K. Jayasudha, S. Vijayalakshmi, M. Marimuthu
{"title":"A Novel Cascaded Multilevel Boost converter fed Multilevel inverter with reduced switch count","authors":"K. Jayasudha, S. Vijayalakshmi, M. Marimuthu","doi":"10.1080/00207217.2023.2248665","DOIUrl":null,"url":null,"abstract":"ABSTRACT Novel cascaded multilevel converters fed multilevel inverter for the AC load is presented here. In an inverter, total harmonic distortion plays a vital role. With the aim of reducing the harmonic value, the number of levels of an inverter should be increased. This circuit consists of two multilevel converters, two level controllers and two H-Bridge inverters. The advantage of this topology is to obtain more number of levels in an output, fewer significant number of switches, voltage sources and passive components like capacitors and diodes. This circuit could be operated in two ways as symmetric, & asymmetric configurations. As a result of this topology, 19-level output can be obtained. The performance of this circuit is simulated by means of MATLAB, and the hardware result is proved with the simulation results.","PeriodicalId":54961,"journal":{"name":"International Journal of Electronics","volume":null,"pages":null},"PeriodicalIF":1.1000,"publicationDate":"2023-08-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Electronics","FirstCategoryId":"5","ListUrlMain":"https://doi.org/10.1080/00207217.2023.2248665","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

ABSTRACT Novel cascaded multilevel converters fed multilevel inverter for the AC load is presented here. In an inverter, total harmonic distortion plays a vital role. With the aim of reducing the harmonic value, the number of levels of an inverter should be increased. This circuit consists of two multilevel converters, two level controllers and two H-Bridge inverters. The advantage of this topology is to obtain more number of levels in an output, fewer significant number of switches, voltage sources and passive components like capacitors and diodes. This circuit could be operated in two ways as symmetric, & asymmetric configurations. As a result of this topology, 19-level output can be obtained. The performance of this circuit is simulated by means of MATLAB, and the hardware result is proved with the simulation results.
一种新型的级联多电平升压变换器馈入多电平逆变器,减少开关计数
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
International Journal of Electronics
International Journal of Electronics 工程技术-工程:电子与电气
CiteScore
3.30
自引率
15.40%
发文量
110
审稿时长
8 months
期刊介绍: The International Journal of Electronics (IJE) supports technical applications and developing research at the cutting edge of electronics. Encompassing a broad range of electronic topics, we are a leading electronics journal dedicated to quickly sharing new concepts and developments the field of electronics.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信