Optimization of Electric-Field Grading Plates in a PCB-Integrated Bus Bar for a High-Density 10 kV SiC MOSFET Power Module

M. Cairnie, C. Dimarino
{"title":"Optimization of Electric-Field Grading Plates in a PCB-Integrated Bus Bar for a High-Density 10 kV SiC MOSFET Power Module","authors":"M. Cairnie, C. Dimarino","doi":"10.1109/APEC42165.2021.9487102","DOIUrl":null,"url":null,"abstract":"A finite element method (FEM) driven, automated numerical optimization technique is used to design field grading structures in a PCB-integrated bus bar for a 10 kV wirebondless silicon-carbide (SiC) MOSFET power module. Due to the ultra-high-density of the power module, and close proximity of the high-voltage power terminals, PCB embedded field grading structures are used to manipulate the high intensity electric field and reduce field crowding. Two PCBs are designed and built, one using a conventional, manual design approach, where design parameters are swept individually and the impact is assessed graphically, and one with the proposed optimization technique. The PCB developed with the proposed technique achieved a 30% higher partial discharge inception voltage (PDIV) and reduced the design cycle time from a few weeks to a few days. The problem formulation and cost function are scalable to allow for wide applicability in the design of other high-voltage, high-density systems.","PeriodicalId":7050,"journal":{"name":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC42165.2021.9487102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A finite element method (FEM) driven, automated numerical optimization technique is used to design field grading structures in a PCB-integrated bus bar for a 10 kV wirebondless silicon-carbide (SiC) MOSFET power module. Due to the ultra-high-density of the power module, and close proximity of the high-voltage power terminals, PCB embedded field grading structures are used to manipulate the high intensity electric field and reduce field crowding. Two PCBs are designed and built, one using a conventional, manual design approach, where design parameters are swept individually and the impact is assessed graphically, and one with the proposed optimization technique. The PCB developed with the proposed technique achieved a 30% higher partial discharge inception voltage (PDIV) and reduced the design cycle time from a few weeks to a few days. The problem formulation and cost function are scalable to allow for wide applicability in the design of other high-voltage, high-density systems.
高密度10kv SiC MOSFET功率模块pcb集成母线中电场分级板的优化
采用有限元法(FEM)驱动的自动化数值优化技术,设计了用于10kv无线碳化硅(SiC) MOSFET功率模块的pcb集成母线的现场分级结构。由于功率模块的超高密度,以及高压电源端子的靠近,采用PCB嵌入式场级结构来控制强电场,减少场拥挤。设计和制造了两个pcb,一个使用传统的手动设计方法,其中设计参数单独扫描并以图形方式评估影响,另一个使用所提出的优化技术。采用该技术开发的PCB实现了30%高的局部放电起始电压(PDIV),并将设计周期从几周缩短到几天。问题公式和成本函数是可扩展的,可以广泛适用于其他高压,高密度系统的设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信