Reliability Optimization of Stacked System-in-Package Using FEA

J. Valtanen, P. Heino
{"title":"Reliability Optimization of Stacked System-in-Package Using FEA","authors":"J. Valtanen, P. Heino","doi":"10.1109/ESIME.2006.1644049","DOIUrl":null,"url":null,"abstract":"In this work, thermo-mechanical reliability of solder joints of stacked thinned bare dice system-in-package is studied with the finite element method using three-dimensional models. The studied package consists of one to five layers. In every layer two 5 mm times 5 mm silicon chips have been joined with flip chip method onto an 8 mm times 14 mm aramid-epoxy or FR-4 interposer. The package has been simulated varying the number of layers, the thicknesses of interposers and silicon chips, interposer material. Moreover, the package with three layers is studied for component placement optimization. Different sized components are used to find optimal layer structure depending on their size. The results show that every studied aspect has effect on the reliability of stacked system-in-package and with good design it is possible to increase the life time of the package","PeriodicalId":60796,"journal":{"name":"微纳电子与智能制造","volume":"109 6 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"微纳电子与智能制造","FirstCategoryId":"1087","ListUrlMain":"https://doi.org/10.1109/ESIME.2006.1644049","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

In this work, thermo-mechanical reliability of solder joints of stacked thinned bare dice system-in-package is studied with the finite element method using three-dimensional models. The studied package consists of one to five layers. In every layer two 5 mm times 5 mm silicon chips have been joined with flip chip method onto an 8 mm times 14 mm aramid-epoxy or FR-4 interposer. The package has been simulated varying the number of layers, the thicknesses of interposers and silicon chips, interposer material. Moreover, the package with three layers is studied for component placement optimization. Different sized components are used to find optimal layer structure depending on their size. The results show that every studied aspect has effect on the reliability of stacked system-in-package and with good design it is possible to increase the life time of the package
基于有限元分析的堆叠系统级封装可靠性优化
本文采用三维有限元方法研究了叠层薄裸片封装系统焊点的热机械可靠性。所研究的包装由一到五层组成。在每一层中,两个5mm × 5mm的硅芯片用倒装芯片的方法连接到8mm × 14mm的芳纶-环氧树脂或FR-4中间层上。该封装模拟了不同层数、中间层厚度、硅片、中间层材料的变化。此外,对三层封装进行了器件布局优化研究。不同尺寸的组件根据其尺寸来寻找最优的层结构。结果表明,所研究的每一个方面都对堆叠系统级封装的可靠性有影响,通过良好的设计可以提高封装的使用寿命
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
145
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信