High-Speed Integrated Monolithic Thin-Film Compatible Diode Transistor Logic Circuits

N. Fuschillo, J. Kroboth, T. Pardue
{"title":"High-Speed Integrated Monolithic Thin-Film Compatible Diode Transistor Logic Circuits","authors":"N. Fuschillo, J. Kroboth, T. Pardue","doi":"10.1109/TA.1965.4319843","DOIUrl":null,"url":null,"abstract":"A group of high-speed, low-power monolithic thin-film diode transistor logic (DTL) circuits is described for computer and counter applications. A basic die rather than a master wafer approach was taken since most circuits in the DTL system can be fabricated in terms of the basic single-NAND gate. Propagation delay times of 4.5 nanoseconds for the basic NAND gate have been achieved, with a typical average of 6 nanoseconds at a power level of 11.7 mw. Average set and reset times on RS flip-flops are typically 16 and 18 nanoseconds, respectively. The basic die pattern is such that a fan-in expander, single-NAND gate, dual-NAND gate, RS flip-flop, and a binary element can be made in single-chip form by simple changes in the final interconnection mask. Methods of measurement and applications to counters, adders, and shift registers are discussed.","PeriodicalId":13050,"journal":{"name":"IEEE Transactions on Aerospace","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1965-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Aerospace","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TA.1965.4319843","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A group of high-speed, low-power monolithic thin-film diode transistor logic (DTL) circuits is described for computer and counter applications. A basic die rather than a master wafer approach was taken since most circuits in the DTL system can be fabricated in terms of the basic single-NAND gate. Propagation delay times of 4.5 nanoseconds for the basic NAND gate have been achieved, with a typical average of 6 nanoseconds at a power level of 11.7 mw. Average set and reset times on RS flip-flops are typically 16 and 18 nanoseconds, respectively. The basic die pattern is such that a fan-in expander, single-NAND gate, dual-NAND gate, RS flip-flop, and a binary element can be made in single-chip form by simple changes in the final interconnection mask. Methods of measurement and applications to counters, adders, and shift registers are discussed.
高速集成单片薄膜兼容二极管晶体管逻辑电路
介绍了一组高速、低功耗的单片薄膜二极管晶体管逻辑电路,用于计算机和计数器。由于DTL系统中的大多数电路都可以根据基本的单nand门制造,因此采用了基本芯片而不是主晶圆方法。基本NAND门的传输延迟时间为4.5纳秒,在11.7 mw的功率水平下,典型的平均延迟时间为6纳秒。RS触发器的平均设置和复位时间通常分别为16纳秒和18纳秒。基本的芯片模式是这样的,风扇扩展器、单nand门、双nand门、RS触发器和二进制元件可以通过简单地改变最终互连掩模以单芯片形式制成。讨论了测量方法以及在计数器、加法器和移位寄存器中的应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信