Pragmatic study of the nanowire FETs with nonideal gate structures

Abstract

Device characteristics of the nanowire FETs with nonideal gate structures, such as nonuniform gate oxide and elliptic wire, are investigated using 3D numerical simulation. As the nonideal nanowire cases show acceptable device characteristics and still maintain good performance projection, various nanowires FETs are thus flexible for manufacturing. By simply changing the wire diameter from 10 nm to 7 nm at the 25 nm technology node, 22% improvement in gate delay is predicted.