A 1-to-18GHz Distributed-Stacked-Complementary Triple-Balanced Passive Mixer With up to 33dBm IIP3 and Integrated LO Driver in 45nm CMOS SOI

C. Hill, J. Buckwalter
{"title":"A 1-to-18GHz Distributed-Stacked-Complementary Triple-Balanced Passive Mixer With up to 33dBm IIP3 and Integrated LO Driver in 45nm CMOS SOI","authors":"C. Hill, J. Buckwalter","doi":"10.1109/ISSCC42614.2022.9731662","DOIUrl":null,"url":null,"abstract":"Massive MIMO or digital-beamforming transceiver systems, shown in Fig. 19.7.1, offer flexibility for multiband, multi-user, and joint communication-and-sensing platforms. However, wideband MIMO applications increase the number of desired or interfering signals that impinge on each channel, creating higher input-power-compression $(\\mathrm{P}_{1\\text{dB}})$ or 3rd-order input-intercept-point (IIP3) linearity requirements in both the transmitting and receiving RF paths. In high-performance commercial and defense radios, CMOS mixers place critical limitations on receiver linearity as the LNA output typically compresses the mixer, leading to recent work on mixer-first approaches in CMOS to improve receiver linearity [1]. When highly linear microwave mixers are demanded, IIIV processes, such as GaAs, are favored for Schottky diodes, which offer lower $\\mathrm{R}_{\\text{on}}\\mathrm{C}_{\\text{off}}$ and high barrier voltages. Commercially available GaAs mixers offer IIP3s exceeding 30dBm. However, III-V mixers typically use a separate process for the driver amplifier, resulting in multiple chips with high driver power consumption (typically exceeding 1W) to deliver the required 15-to-30dBm LO power across a broad LO frequency range [2].","PeriodicalId":6830,"journal":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","volume":"60 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2022-02-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC42614.2022.9731662","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Massive MIMO or digital-beamforming transceiver systems, shown in Fig. 19.7.1, offer flexibility for multiband, multi-user, and joint communication-and-sensing platforms. However, wideband MIMO applications increase the number of desired or interfering signals that impinge on each channel, creating higher input-power-compression $(\mathrm{P}_{1\text{dB}})$ or 3rd-order input-intercept-point (IIP3) linearity requirements in both the transmitting and receiving RF paths. In high-performance commercial and defense radios, CMOS mixers place critical limitations on receiver linearity as the LNA output typically compresses the mixer, leading to recent work on mixer-first approaches in CMOS to improve receiver linearity [1]. When highly linear microwave mixers are demanded, IIIV processes, such as GaAs, are favored for Schottky diodes, which offer lower $\mathrm{R}_{\text{on}}\mathrm{C}_{\text{off}}$ and high barrier voltages. Commercially available GaAs mixers offer IIP3s exceeding 30dBm. However, III-V mixers typically use a separate process for the driver amplifier, resulting in multiple chips with high driver power consumption (typically exceeding 1W) to deliver the required 15-to-30dBm LO power across a broad LO frequency range [2].
1- 18ghz分布式堆叠互补三平衡无源混频器,具有高达33dBm IIP3和集成LO驱动器,采用45nm CMOS SOI
如图19.7.1所示,大规模MIMO或数字波束形成收发器系统为多频段、多用户和联合通信与传感平台提供了灵活性。然而,宽带MIMO应用增加了冲击每个通道的期望或干扰信号的数量,从而在发射和接收RF路径中产生更高的输入功率压缩$(\ mathm {P}_{1\text{dB}})$或三阶输入拦截点(IIP3)线性要求。在高性能商用和国防无线电中,由于LNA输出通常会压缩混频器,CMOS混频器对接收器线性度造成了严重限制,导致最近在CMOS中采用混频器优先的方法来提高接收器线性度[1]。当需要高度线性的微波混频器时,IIIV工艺,如GaAs,是Schottky二极管的首选,它提供较低的$\ mathm {R}_{\text{on}}}\ mathm {C}_{\text{off}}$和高势垒电压。商用GaAs混频器提供超过30dBm的IIP3s。然而,III-V混频器通常为驱动放大器使用一个单独的过程,导致多个芯片具有高驱动功耗(通常超过1W),以在宽的LO频率范围内提供所需的15至30dbm LO功率[2]。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信