A 10-Gb/s, 95-dBOmega, 20-mW Optical Receiver Front-End in 0.13-mum CMOS Technology

W. Oh, K. Park, K. Min, Y. Im, Y. S. Lee
{"title":"A 10-Gb/s, 95-dBOmega, 20-mW Optical Receiver Front-End in 0.13-mum CMOS Technology","authors":"W. Oh, K. Park, K. Min, Y. Im, Y. S. Lee","doi":"10.1109/SOPO.2009.5230244","DOIUrl":null,"url":null,"abstract":"In this paper, a 10-Gb/s, 95-dB�, 20-mW optical receiver front-end is realized in a 0.13-�� m CMOS technology for high speed serial interface. To guarantee 10-Gb/s operation using low cost photodiode, the effect of inherent photodiode parasitic capacitance should be suppressed. Thus, LC-ladder filter and modified common-gate amplifier is exploited as the input stage of pre amplifier. To enhance the bandwidth, capacitive degeneration, active feedback, and negative impedance compensation, and inversely scaling technique are exploited in pre and post amplifier.","PeriodicalId":6416,"journal":{"name":"2009 Symposium on Photonics and Optoelectronics","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2009-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 Symposium on Photonics and Optoelectronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOPO.2009.5230244","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a 10-Gb/s, 95-dB�, 20-mW optical receiver front-end is realized in a 0.13-�� m CMOS technology for high speed serial interface. To guarantee 10-Gb/s operation using low cost photodiode, the effect of inherent photodiode parasitic capacitance should be suppressed. Thus, LC-ladder filter and modified common-gate amplifier is exploited as the input stage of pre amplifier. To enhance the bandwidth, capacitive degeneration, active feedback, and negative impedance compensation, and inversely scaling technique are exploited in pre and post amplifier.
采用0.13 μ m CMOS技术的10gb /s、95 dbomega、20mw光接收器前端
本文采用0.13 μ m CMOS技术实现了10gb /s、95db、20mw的高速串行接口光接收机前端。为了保证低成本光电二极管的10gb /s工作,必须抑制光电二极管固有寄生电容的影响。因此,采用lc阶梯滤波器和改进的共门放大器作为前置放大器的输入级。为了提高带宽,在前置和后置放大器中采用了容性退化、有源反馈、负阻抗补偿和反向缩放技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信