P. Siniscalchi, Jeanne K. Pitz, R. Hester, S. M. DeSoto, Minsheng Wang, Sucheendran Sridharan, Robert L. Halbach, D. Richardson, W. Bright, M. Sarraj, J. Hellums, C. Betty, Glenn H. Westphal
{"title":"A CMOS ADSL codec for central office applications","authors":"P. Siniscalchi, Jeanne K. Pitz, R. Hester, S. M. DeSoto, Minsheng Wang, Sucheendran Sridharan, Robert L. Halbach, D. Richardson, W. Bright, M. Sarraj, J. Hellums, C. Betty, Glenn H. Westphal","doi":"10.1109/CICC.2000.852672","DOIUrl":null,"url":null,"abstract":"A CMOS central office codec that supports Full Rate and G.Lite ADSL applications is described. The transmit channel consists of application-dependent digital filters, a 14 bit, 8.832 MSample/s current steering DAC, a 1.104 MHz analog filter and a programmable attenuator. The receive channel contains -17.5 to 33.5 dB of programmable gain, a 138 kHz analog low-pass filter, a 14 bit, 2.208 MSample/s pipeline ADC and a digital low-pass filter. The IC occupies 55.2 mm/sup 2/ and dissipates 450 mW from a 3.3 V supply.","PeriodicalId":20702,"journal":{"name":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2000-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2000.852672","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16
Abstract
A CMOS central office codec that supports Full Rate and G.Lite ADSL applications is described. The transmit channel consists of application-dependent digital filters, a 14 bit, 8.832 MSample/s current steering DAC, a 1.104 MHz analog filter and a programmable attenuator. The receive channel contains -17.5 to 33.5 dB of programmable gain, a 138 kHz analog low-pass filter, a 14 bit, 2.208 MSample/s pipeline ADC and a digital low-pass filter. The IC occupies 55.2 mm/sup 2/ and dissipates 450 mW from a 3.3 V supply.