High-bandwidth IC interconnects with silicon interposers and bridges for 3D multi-chip integration and packaging

B. Wu
{"title":"High-bandwidth IC interconnects with silicon interposers and bridges for 3D multi-chip integration and packaging","authors":"B. Wu","doi":"10.1109/CSTIC.2017.7919874","DOIUrl":null,"url":null,"abstract":"Silicon interposer and bridge is a multi-chip 3D technology that enables high density die-to-die interconnect on a package substrate. It opens a new era for heterogeneous on-package system integration. This paper presents an overview of this packaging architecture and its capabilities from concept to results. The overall components are introduced and discussed including constituent building blocks, embedded elements and structures, die-to-package connections. The high bandwidth signaling performance is analyzed and quantified by using high frequency electromagnetic modeling and full-wave simulation approaches. The inherent cost benefit and advantages, such as scaling and extensibility of this technology, are highlighted among other competing technologies. The assembly process is described in the end at a high level.","PeriodicalId":6846,"journal":{"name":"2017 China Semiconductor Technology International Conference (CSTIC)","volume":"18 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2017-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 China Semiconductor Technology International Conference (CSTIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC.2017.7919874","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Silicon interposer and bridge is a multi-chip 3D technology that enables high density die-to-die interconnect on a package substrate. It opens a new era for heterogeneous on-package system integration. This paper presents an overview of this packaging architecture and its capabilities from concept to results. The overall components are introduced and discussed including constituent building blocks, embedded elements and structures, die-to-package connections. The high bandwidth signaling performance is analyzed and quantified by using high frequency electromagnetic modeling and full-wave simulation approaches. The inherent cost benefit and advantages, such as scaling and extensibility of this technology, are highlighted among other competing technologies. The assembly process is described in the end at a high level.
高带宽集成电路互连与硅中间体和桥,用于3D多芯片集成和封装
硅中间层和桥接是一种多芯片3D技术,可在封装基板上实现高密度模对模互连。它开启了异构包上系统集成的新时代。本文概述了这种封装体系结构及其从概念到结果的功能。介绍和讨论了整体组件,包括组成模块,嵌入式元件和结构,模具到封装的连接。采用高频电磁建模和全波仿真方法对高带宽信令性能进行了分析和量化。该技术固有的成本效益和优势,如可扩展性和可扩展性,在其他竞争技术中得到了突出体现。最后对装配过程进行了高层次的描述。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信