Wideband CDMA receiver for WLL system

Y. Jeong, J.S. Kim, Y.G. Bahg
{"title":"Wideband CDMA receiver for WLL system","authors":"Y. Jeong, J.S. Kim, Y.G. Bahg","doi":"10.1109/ICICS.1997.647161","DOIUrl":null,"url":null,"abstract":"WLL is an access system that uses a wireless link to connect subscribers to their local exchange in place of conventional copper cable. We propose a common air interface for the wideband CDMA WLL system. This paper describes the design and implementation of a digital receiver ASIC for the proposed wideband CDMA WLL system. The proposed reverse link transmitter structure is described. Then the design specification of the reverse link receiver is described. Operation of the implemented reverse link receiver ASIC is verified by system timing simulation. The total gate number of the code acquisition module, code tracking and data demodulation module, and Viterbi decoder module is about 150,000. For the purpose of ASIC implementation, 0.6 /spl mu/m CMOS technology is used. The implemented reverse link receiver ASIC can operate at clock frequencies up to 65.536 MHz.","PeriodicalId":71361,"journal":{"name":"信息通信技术","volume":"47 1","pages":"560-563 vol.1"},"PeriodicalIF":0.0000,"publicationDate":"1997-09-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"信息通信技术","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/ICICS.1997.647161","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

WLL is an access system that uses a wireless link to connect subscribers to their local exchange in place of conventional copper cable. We propose a common air interface for the wideband CDMA WLL system. This paper describes the design and implementation of a digital receiver ASIC for the proposed wideband CDMA WLL system. The proposed reverse link transmitter structure is described. Then the design specification of the reverse link receiver is described. Operation of the implemented reverse link receiver ASIC is verified by system timing simulation. The total gate number of the code acquisition module, code tracking and data demodulation module, and Viterbi decoder module is about 150,000. For the purpose of ASIC implementation, 0.6 /spl mu/m CMOS technology is used. The implemented reverse link receiver ASIC can operate at clock frequencies up to 65.536 MHz.
WLL系统宽带CDMA接收机
WLL是一种接入系统,它使用无线链路将用户连接到本地交换机,而不是传统的铜缆。提出了一种用于宽带CDMA井眼系统的通用空中接口。本文介绍了宽带CDMA WLL系统的数字接收机ASIC的设计与实现。描述了所提出的反向链路发射机结构。然后介绍了反向链路接收机的设计说明。通过系统时序仿真验证了所实现的反向链路接收ASIC的运行。码采集模块、码跟踪与数据解调模块、维特比解码器模块的总门数约为15万。为了实现ASIC,采用0.6 /spl mu/m CMOS技术。所实现的反向链路接收器ASIC可以在时钟频率高达65.536 MHz的情况下工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
1369
期刊介绍:
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信