Advantages of embedded decoupling capacitance in high speed compact board design

Y. Fei
{"title":"Advantages of embedded decoupling capacitance in high speed compact board design","authors":"Y. Fei","doi":"10.1109/SCORED.2016.7810044","DOIUrl":null,"url":null,"abstract":"This paper provides an introduction about embedded capacitance technology and its implementation on printed circuit board (PCB). The advantages of implementing embedded decoupling capacitance in compact PCB with high speed signal transmission are also explained. The advantages in terms of power and signal integrity are discussed in detail by performing analysis in 2 phases. In phase one, the computation of power distribution network (PDN) impedance of the conventional PCB with discrete decoupling capacitors and the PCB with embedded decoupling capacitance is performed. Meanwhile in phase two, co-analysis of power and signal integrity (PI/SI) on test cases with decoupling conditions mentioned in phase one is conducted to observe the power rail noise and quality of signal transmission. The analysis results are further discussed in the later section of this paper.","PeriodicalId":6865,"journal":{"name":"2016 IEEE Student Conference on Research and Development (SCOReD)","volume":"225 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Student Conference on Research and Development (SCOReD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SCORED.2016.7810044","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper provides an introduction about embedded capacitance technology and its implementation on printed circuit board (PCB). The advantages of implementing embedded decoupling capacitance in compact PCB with high speed signal transmission are also explained. The advantages in terms of power and signal integrity are discussed in detail by performing analysis in 2 phases. In phase one, the computation of power distribution network (PDN) impedance of the conventional PCB with discrete decoupling capacitors and the PCB with embedded decoupling capacitance is performed. Meanwhile in phase two, co-analysis of power and signal integrity (PI/SI) on test cases with decoupling conditions mentioned in phase one is conducted to observe the power rail noise and quality of signal transmission. The analysis results are further discussed in the later section of this paper.
嵌入式去耦电容在高速紧凑型电路板设计中的优势
本文介绍了嵌入式电容技术及其在印刷电路板上的实现。说明了在小型PCB中实现嵌入式去耦电容具有高速信号传输的优点。通过两个相位的分析,详细讨论了功率和信号完整性方面的优势。在第一阶段,计算了分立去耦电容的传统PCB和嵌入去耦电容的PCB的配电网络阻抗。同时,在第二阶段,在第一阶段提到的解耦条件下,对测试用例进行功率和信号完整性(PI/SI)的联合分析,观察功率轨噪声和信号传输质量。分析结果将在本文的后面部分进一步讨论。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信