Soft-core embedded processor-based Built-In Self-Test of FPGAs: A case study

Bradley F. Dutton, C. Stroud
{"title":"Soft-core embedded processor-based Built-In Self-Test of FPGAs: A case study","authors":"Bradley F. Dutton, C. Stroud","doi":"10.1109/DFT.2009.51","DOIUrl":null,"url":null,"abstract":"This paper presents the results of a case study which investigates the use of an embedded soft-core processor to perform Built-In Self-Test (BIST) of the logic resources in Xilinx Virtex-5 Field Programmable Gate Arrays (FPGAs). We show that the approach reduces the complexity of an external BIST controller and the number of external reconfigurations, making it particularly appealing for in-system testing of high-reliability and fault-tolerant systems with FPGAs. However, the overall test time is not improved due to an increase in the size of the required configuration files as a consequence of the inclusion of the softcore embedded processor logic, whose relative irregularity results in less effective compression of configuration data files.","PeriodicalId":6463,"journal":{"name":"2010 42nd Southeastern Symposium on System Theory (SSST)","volume":"1 1","pages":"313-317"},"PeriodicalIF":0.0000,"publicationDate":"2009-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 42nd Southeastern Symposium on System Theory (SSST)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2009.51","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

This paper presents the results of a case study which investigates the use of an embedded soft-core processor to perform Built-In Self-Test (BIST) of the logic resources in Xilinx Virtex-5 Field Programmable Gate Arrays (FPGAs). We show that the approach reduces the complexity of an external BIST controller and the number of external reconfigurations, making it particularly appealing for in-system testing of high-reliability and fault-tolerant systems with FPGAs. However, the overall test time is not improved due to an increase in the size of the required configuration files as a consequence of the inclusion of the softcore embedded processor logic, whose relative irregularity results in less effective compression of configuration data files.
基于软核嵌入式处理器的fpga内置自检:一个案例研究
本文介绍了一个案例研究的结果,该案例研究了使用嵌入式软核处理器对Xilinx Virtex-5现场可编程门阵列(fpga)中的逻辑资源进行内置自检(BIST)。我们表明,该方法降低了外部BIST控制器的复杂性和外部重新配置的数量,使其特别适合fpga高可靠性和容错系统的系统内测试。然而,由于包含了软核嵌入式处理器逻辑,所需配置文件的大小增加了,因此总体测试时间并没有得到改善,其相对的不规则性导致配置数据文件的压缩效率较低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信