Slope only sense amplifier with 4.5ns sense delay for 8Mbit memory sector, employing in situ current monitoring with 66% write speed improvement in 40nm embedded flash for automotive

Mihail Jefremow, D. Schmitt-Landsiedel, T. Kern, M. Stiftinger, Christoph Roll
{"title":"Slope only sense amplifier with 4.5ns sense delay for 8Mbit memory sector, employing in situ current monitoring with 66% write speed improvement in 40nm embedded flash for automotive","authors":"Mihail Jefremow, D. Schmitt-Landsiedel, T. Kern, M. Stiftinger, Christoph Roll","doi":"10.1109/ESSCIRC.2015.7313896","DOIUrl":null,"url":null,"abstract":"This paper proposes two new design techniques, the slope sense amplifier (S-SA) circuit combined with in situ current monitoring (ISCM) implemented in a 40nm embedded FLASH technology. S-SA reduces the sense delay time below 4.5ns thereby enabling a sub 10ns read access time operation for an 8Mbit memory sector. It also provides a power reduction of more than 40% and reduces the occupied area of the sensing circuits by 50%. The S-SA enables a reduced signal development time on the BL increases the read window by 50%. In addition the ISCM improves the write performance by a factor of at least 1.6.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313896","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper proposes two new design techniques, the slope sense amplifier (S-SA) circuit combined with in situ current monitoring (ISCM) implemented in a 40nm embedded FLASH technology. S-SA reduces the sense delay time below 4.5ns thereby enabling a sub 10ns read access time operation for an 8Mbit memory sector. It also provides a power reduction of more than 40% and reduces the occupied area of the sensing circuits by 50%. The S-SA enables a reduced signal development time on the BL increases the read window by 50%. In addition the ISCM improves the write performance by a factor of at least 1.6.
仅斜率感测放大器,具有4.5ns感测延迟,适用于8Mbit存储扇区,采用现场电流监测,40nm汽车嵌入式闪存写入速度提高66%
本文提出了两种新的设计技术,即在40nm嵌入式FLASH技术中实现斜率检测放大器(S-SA)电路和原位电流监测(ISCM)电路。S-SA将感测延迟时间降低到4.5ns以下,从而使8Mbit内存扇区的读访问时间低于10ns。它还提供了超过40%的功耗降低,并减少了50%的传感电路的占用面积。S-SA能够减少BL上的信号开发时间,将读取窗口增加50%。此外,ISCM将写性能提高了至少1.6倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
文献相关原料
公司名称 产品信息 采购帮参考价格
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信