A parameterized power-aware IP core generator for the 2-D 8/spl times/8 DCT/IDCT

Abstract

This paper proposes a parameterized power-aware IP core generator for the 2-D 8/spl times/8 DCT/IDCT. For meeting different performance requirements, we provide a set of parameters in configuring the proposed IP generator including the types of DCT/IDCT architectures, the word-lengths of datapath, and the functions of transform. We adopt two different approaches in designing the 2-D DCT/IDCT including the high throughput adder-based approach and the low-cost group distributed arithmetic (GDA) approach, which exhibits different power dissipation and performance. In addition to generating the synthesizable Verilog code and the associated supporting files for the IP core, the proposed power-aware IP generator can also perform the data precision analysis for users when trading-off the hardware cost, power consumption, and data precision in designing the DCT/IDCT IP for the portable multimedia applications.