Critical-Bitstream-Based SEU Injection and Validation for Xilinx SRAM-Based FPGAs

Abstract

SEU (Single Event Upset) injection system implemented in a single FPGA always suffers difficulties of partitioning circuit modules and obtaining target bitstream. This paper presents a critical-bitstream localization strategy to find out the injection target for Xilinx FPGAs. Two assumptions are proposed to obtain frame addresses and bit offsets of the critical bitstream corresponding to CUT (circuit under test). To verify the localization strategy, a SEU injection framework is also introduced. Experimental results on XQ5VLX110t show that 2977 bits are identified as critical bits and among them 343 bits are judged as SEU sensitive ones. While the process of random injection only finds 97 SEU sensitive bits. Comparing the data, the fault rate of the critical-bits injection is 52.8% higher than that of the random-bits injection. That indicates the proposed localization strategy is effective.