Hardware provisions for extended precision floating-point arithmetic

Abstract

A mode of implementation of the basic floating-point operations of multiplication and addition (subtraction) is discussed which permits the exec-ution of multiple precision floating-point arithmetic with the aid of a single algorithm for multiple precision addition. Speed cannot compete with explicit implementations in hardware but the time consuming overhead of most software implementations is avoided to advantage.