Fault-tolerant meshes with efficient layouts

Abstract

This paper presents a practical fault-tolerant architecture for mesh parallel machines that has only one spare processor and has only six communication links per processor while tolerating one processor fault and one communication link fault, or two communication link faults. We also show that the architecture presented here can be laid out efficiently in a linear area with wire length at most six.