An EEPROM compact circuit model

Abstract

The model allows the simulation of threshold voltage and drain current shifts as well as FN-tunnel and substrate currents caused by FN and band-to-band tunneling. This is achieved by determining the floating gate charge and voltage as function of time and short channel and geometry effects during programming, erasing and reading.