A tunable reflection-mode N-path filter using 45-nm SOI CMOS

Jeffrey Bonner-Stewart, Charley Wilson, B. Floyd
{"title":"A tunable reflection-mode N-path filter using 45-nm SOI CMOS","authors":"Jeffrey Bonner-Stewart, Charley Wilson, B. Floyd","doi":"10.1109/MWSYM.2017.8058961","DOIUrl":null,"url":null,"abstract":"A tunable 700-to 3000-MHz reflection-mode N-path filter in 45-nm SOI CMOS is presented. The filter employs a reflective architecture in which two eight-phase passive mixers are combined with an external 90-degree hybrid coupler to realize a circuit that passes in-band signals and absorbs out-of-band signals. The filter achieves insertion loss 0.8 to 2.1 dB and noise figure of 0.9 to 3.9 dB over the entire tuning range, while consuming 4 to 8 mW from a 0.9-V supply. Input-referred 1-dB compression point is +0 dBm, and input-referred third-order intercept point (HP3) is +10 dBm in-band and +22 dBm out-of-band.","PeriodicalId":6481,"journal":{"name":"2017 IEEE MTT-S International Microwave Symposium (IMS)","volume":"45 1","pages":"1671-1674"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2017.8058961","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A tunable 700-to 3000-MHz reflection-mode N-path filter in 45-nm SOI CMOS is presented. The filter employs a reflective architecture in which two eight-phase passive mixers are combined with an external 90-degree hybrid coupler to realize a circuit that passes in-band signals and absorbs out-of-band signals. The filter achieves insertion loss 0.8 to 2.1 dB and noise figure of 0.9 to 3.9 dB over the entire tuning range, while consuming 4 to 8 mW from a 0.9-V supply. Input-referred 1-dB compression point is +0 dBm, and input-referred third-order intercept point (HP3) is +10 dBm in-band and +22 dBm out-of-band.
采用45纳米SOI CMOS的可调谐反射模式n路滤波器
提出了一种可调谐的45 nm SOI CMOS反射模式n路滤波器。该滤波器采用反射式结构,将两个8相无源混频器与外部90度混合耦合器相结合,实现带内信号传递和带外信号吸收的电路。该滤波器在整个调谐范围内的插入损耗为0.8至2.1 dB,噪声系数为0.9至3.9 dB,同时从0.9 v电源消耗4至8 mW。输入参考的1 db压缩点为+0 dBm,输入参考的三阶截距点(HP3)带内+10 dBm,带外+22 dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信