Optimal real time DSP implementation of Extended Adaptive Multirate Wide Band (AMR-WB+) Speech Codec

R. Nagal, M. Kumar, R. Jain
{"title":"Optimal real time DSP implementation of Extended Adaptive Multirate Wide Band (AMR-WB+) Speech Codec","authors":"R. Nagal, M. Kumar, R. Jain","doi":"10.1109/TENCON.2008.4766697","DOIUrl":null,"url":null,"abstract":"Speech transmission are the most used form of communications in the personal communication systems and spectral efficiency is the very important aspect in wireless communication system and so low bit rate speech codecs play an important role in determining the systempsilas spectral efficiency. The AMR-WB+ (Extended Adaptive Multirate Wide Band) speech codec provides unique performance at very low bit rates from below 10 kbps to 24 kbps. The speech codec has high robustness to withstand high-bit error rates and performs well in tandeming conditions, hence leading to efficient bandwidth utilization and increased channel capacity. In this paper, several optimization techniques are presented for efficient implementation of AMR-WB+ on real time digital signal processor TMS320C6713, with an aim to overcome the limitation of computational burden and also scaling this application for enhanced speed to process more number of channels. The work presented here is the optimization of decoder part of AMR-WB+ speech codec and a step to minimize its MIPS (Millions Instruction per second), which includes debugging profiling and optimization with the help of code composer studio (CCS an IDE for TMS320C6713) and finally the implementation of the decoder on DSP Processor TMS320C6713. These techniques are in general implemented in any DSP processor platform.","PeriodicalId":22230,"journal":{"name":"TENCON 2008 - 2008 IEEE Region 10 Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"TENCON 2008 - 2008 IEEE Region 10 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.2008.4766697","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Speech transmission are the most used form of communications in the personal communication systems and spectral efficiency is the very important aspect in wireless communication system and so low bit rate speech codecs play an important role in determining the systempsilas spectral efficiency. The AMR-WB+ (Extended Adaptive Multirate Wide Band) speech codec provides unique performance at very low bit rates from below 10 kbps to 24 kbps. The speech codec has high robustness to withstand high-bit error rates and performs well in tandeming conditions, hence leading to efficient bandwidth utilization and increased channel capacity. In this paper, several optimization techniques are presented for efficient implementation of AMR-WB+ on real time digital signal processor TMS320C6713, with an aim to overcome the limitation of computational burden and also scaling this application for enhanced speed to process more number of channels. The work presented here is the optimization of decoder part of AMR-WB+ speech codec and a step to minimize its MIPS (Millions Instruction per second), which includes debugging profiling and optimization with the help of code composer studio (CCS an IDE for TMS320C6713) and finally the implementation of the decoder on DSP Processor TMS320C6713. These techniques are in general implemented in any DSP processor platform.
扩展自适应多速率宽带(AMR-WB+)语音编解码器的最佳实时DSP实现
语音传输是个人通信系统中使用最多的通信方式,频谱效率是无线通信系统中非常重要的一个方面,因此低比特率语音编解码器在决定系统频谱效率方面起着重要的作用。AMR-WB+(扩展自适应多速率宽带)语音编解码器在低于10kbps到24kbps的极低比特率下提供独特的性能。语音编解码器具有较高的鲁棒性,可以承受高误码率,并且在串联条件下表现良好,从而提高了带宽利用率和信道容量。本文提出了在实时数字信号处理器TMS320C6713上有效实现AMR-WB+的几种优化技术,旨在克服计算负担的限制,并扩展该应用以提高处理更多通道的速度。本文介绍的工作是AMR-WB+语音编解码器的解码器部分的优化和最小化其MIPS(百万指令每秒)的步骤,其中包括在代码编写工作室(CCS和TMS320C6713的IDE)的帮助下调试分析和优化,最后在DSP处理器TMS320C6713上实现解码器。这些技术通常在任何DSP处理器平台上实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信