Shuji Sannomiya, Akira Sato, K. Yoshida, H. Nishikawa
{"title":"Cardinality Counting Circuit for Real-Time Abnormal Traffic Detection","authors":"Shuji Sannomiya, Akira Sato, K. Yoshida, H. Nishikawa","doi":"10.1109/COMPSAC.2017.81","DOIUrl":null,"url":null,"abstract":"To resist the growth of abnormal traffic such as P2P, DDoS and Internet worms, this paper discusses a circuit design to realize real-time abnormal traffic detection from broadband networks. Real-time counting of cardinality is the key of the circuit. Although our previous study showed the effectiveness of cardinality counting to detect various abnormal traffic, the slowness of DRAM access prevented us from actually deploying the cardinality counting into backbone network. This paper shows that the use of self-timed pipeline circuit can realize a cardinality counting circuit that can handle up-to 100 Gbps networks by hiding the DRAM access latency.","PeriodicalId":6556,"journal":{"name":"2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC)","volume":"74 1","pages":"505-510"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 41st Annual Computer Software and Applications Conference (COMPSAC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COMPSAC.2017.81","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
To resist the growth of abnormal traffic such as P2P, DDoS and Internet worms, this paper discusses a circuit design to realize real-time abnormal traffic detection from broadband networks. Real-time counting of cardinality is the key of the circuit. Although our previous study showed the effectiveness of cardinality counting to detect various abnormal traffic, the slowness of DRAM access prevented us from actually deploying the cardinality counting into backbone network. This paper shows that the use of self-timed pipeline circuit can realize a cardinality counting circuit that can handle up-to 100 Gbps networks by hiding the DRAM access latency.