Monolithic 3D+ -IC based Reconfigurable Compute-in-Memory SRAM Macro

Abstract

This paper presents the first monolithic 3D two-layer reconfigurable SRAM macro capable of executing multiple Compute-in-Memory (CiM) tasks as part of data readout. Fabricated using low cost FinFET based 3D+-IC, the SRAM offers concurrent data read from both layers and write from layer 2 with 0.4V $\text{V}_{\text{dd}\min}$ 12.8x improved computation latency is achieved as compared to near memory computation of successive Boolean operations.