Littlel6 - small scale 16-bit controller architecture for FPGA systems flow control

Wong Kin Hin, Choy Chiu-Sing, Oliver
{"title":"Littlel6 - small scale 16-bit controller architecture for FPGA systems flow control","authors":"Wong Kin Hin, Choy Chiu-Sing, Oliver","doi":"10.1109/TENCON.2015.7373110","DOIUrl":null,"url":null,"abstract":"Apart from high performance computing data path, small scale micro-controllers that organize control flow and data transactions play an important role in FPGA system designs. Little16, a RISC 16-bit micro-controller, is proposed and implemented in this work. Competitive size and ease of coupling make Little16 an alternative choice in light weight FPGA data flow controlling. Pipelined Little16 yields a clock speed of 311MHz on Xilinx Zynq7000 FPGA platform at the cost of 366 LUT-6 blocks and 310 Flip-Flops. Small amount of silicon utilization with highly improved performance suggest Little16 as an alternative choice for FPGA data path control.","PeriodicalId":22200,"journal":{"name":"TENCON 2015 - 2015 IEEE Region 10 Conference","volume":"252 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"TENCON 2015 - 2015 IEEE Region 10 Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TENCON.2015.7373110","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Apart from high performance computing data path, small scale micro-controllers that organize control flow and data transactions play an important role in FPGA system designs. Little16, a RISC 16-bit micro-controller, is proposed and implemented in this work. Competitive size and ease of coupling make Little16 an alternative choice in light weight FPGA data flow controlling. Pipelined Little16 yields a clock speed of 311MHz on Xilinx Zynq7000 FPGA platform at the cost of 366 LUT-6 blocks and 310 Flip-Flops. Small amount of silicon utilization with highly improved performance suggest Little16 as an alternative choice for FPGA data path control.
用于FPGA系统流量控制的小规模16位控制器架构
除了高性能计算数据路径外,组织控制流和数据事务的小型微控制器在FPGA系统设计中也起着重要作用。本文提出并实现了一种RISC 16位微控制器Little16。具有竞争力的尺寸和易于耦合使Little16成为轻量级FPGA数据流控制的替代选择。流水线Little16在Xilinx Zynq7000 FPGA平台上产生311MHz的时钟速度,成本为366个ut -6块和310个触发器。少量的硅利用率和高度改进的性能表明Little16是FPGA数据路径控制的替代选择。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信