Systolic processor array for radar and communications

Raymond J. Lackey, Herbert F. Baurle, John P. Barile
{"title":"Systolic processor array for radar and communications","authors":"Raymond J. Lackey, Herbert F. Baurle, John P. Barile","doi":"10.1109/MILCOM.1988.13394","DOIUrl":null,"url":null,"abstract":"A systolic processor applicable to a general class of signal processing problems was built using commercially available VLSI floating-point processors. This processor performed over 1.25 BFLOPS (billion floating-point operations per second) in applications of solutions to a group of simultaneous equations with 12 unknowns. The solution was designed to work with the normal equations used in signal processing problems where all equations have noisy component values. The processor design was a direct implementation of algorithm mathematics in hardware and achieved a high processing rate through extensive concurrency. This program demonstrated how a custom, application-specific processor can be developed in less than two years to perform a computationally intensive function.<<ETX>>","PeriodicalId":66166,"journal":{"name":"军事通信技术","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1988-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"军事通信技术","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/MILCOM.1988.13394","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A systolic processor applicable to a general class of signal processing problems was built using commercially available VLSI floating-point processors. This processor performed over 1.25 BFLOPS (billion floating-point operations per second) in applications of solutions to a group of simultaneous equations with 12 unknowns. The solution was designed to work with the normal equations used in signal processing problems where all equations have noisy component values. The processor design was a direct implementation of algorithm mathematics in hardware and achieved a high processing rate through extensive concurrency. This program demonstrated how a custom, application-specific processor can be developed in less than two years to perform a computationally intensive function.<>
用于雷达和通信的收缩处理器阵列
利用市售的VLSI浮点处理器构建了一个适用于一般类型信号处理问题的收缩处理器。该处理器在解决一组12个未知数的联立方程的应用中执行超过1.25 BFLOPS(每秒十亿次浮点运算)。该解决方案设计用于信号处理问题中使用的正常方程,其中所有方程都具有噪声分量值。处理器设计是算法数学在硬件上的直接实现,通过广泛的并发性实现高处理率。这个程序演示了如何在不到两年的时间内开发一个定制的、特定于应用程序的处理器来执行计算密集型功能
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
2434
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信