Introduction to the MULTIBUS II architecture

William M Clemow
{"title":"Introduction to the MULTIBUS II architecture","authors":"William M Clemow","doi":"10.1016/0252-7308(85)90010-8","DOIUrl":null,"url":null,"abstract":"<div><p>The MULTIBUS II architecture is an open system bus architecture for general purpose 8-, 16- or 32-bit microcomputer systems design. The architecture incorporates multiple buses, allowing the designer to configure a system using the various buses to satisfy the cost and performance needs of his particular application. The parallel system bus iPSB contains a variety of advanced bus concepts that aim to enhance performance, reliability and ease of use. This article focuses on the advanced concepts of the iPSB bus.</p></div>","PeriodicalId":100687,"journal":{"name":"Interfaces in Computing","volume":"3 3","pages":"Pages 277-286"},"PeriodicalIF":0.0000,"publicationDate":"1985-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/0252-7308(85)90010-8","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Interfaces in Computing","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/0252730885900108","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The MULTIBUS II architecture is an open system bus architecture for general purpose 8-, 16- or 32-bit microcomputer systems design. The architecture incorporates multiple buses, allowing the designer to configure a system using the various buses to satisfy the cost and performance needs of his particular application. The parallel system bus iPSB contains a variety of advanced bus concepts that aim to enhance performance, reliability and ease of use. This article focuses on the advanced concepts of the iPSB bus.

介绍MULTIBUS II架构
MULTIBUS II体系结构是一种开放的系统总线体系结构,用于通用的8位、16位或32位微机系统设计。该体系结构包含多个总线,允许设计人员使用各种总线配置系统,以满足其特定应用程序的成本和性能需求。并行系统总线iPSB包含各种先进的总线概念,旨在提高性能,可靠性和易用性。本文重点介绍了iPSB总线的先进概念。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信