Reliability characterization of thermal micro-structures implemented on 0.8 /spl mu/m CMOS chips

Abstract

This paper discusses the reliability characterization of thermal microstructures implemented on industrial 0.8 /spl mu/m CMOS chips. Various degradation and failure mechanisms are identified and evaluated under high temperature operation. The results can be used to optimize the design of thermally based microsensors on CMOS chips.