{"title":"High linearity and high gain bulk driven down conversion mixer for UWB system","authors":"G. Bansal, Abhay Chaturvedi, Manish Kumar","doi":"10.1109/ICCCNT.2017.8204022","DOIUrl":null,"url":null,"abstract":"A high gain and high linear CMOS down-conversion mixer with improved noise figure is presented for Ultra-wideband (UWB) technology. The proposed mixer is designed and simulated using 0.18μm CMOS technology for 3.432 GHz RF input frequency, 3.696 GHz LO frequency and 264 MHz output IF frequency using Key sight Advanced Design System (ADS) tool. The double balanced bulk driven Gilbert mixer architecture is used as a core in proposed mixer. LC Differential matching is used both at the LO switching stages and RF trans conductance stage with R-L-C load as output stage to enhance the conversion gain of the mixer. The bulk driven technique is used for the low power consumption. The proposed mixer provides IIP3 of 20dBm, maximum conversion gain of 10.060 dB, P1 dB of −20.98 dBm and double side-band noise figure (DSB NF) of 0.58 dB. The mixer operates at DC supply of 3.1V with power consumption of 2 mW.","PeriodicalId":6581,"journal":{"name":"2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","volume":"18 1","pages":"1-6"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCNT.2017.8204022","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
A high gain and high linear CMOS down-conversion mixer with improved noise figure is presented for Ultra-wideband (UWB) technology. The proposed mixer is designed and simulated using 0.18μm CMOS technology for 3.432 GHz RF input frequency, 3.696 GHz LO frequency and 264 MHz output IF frequency using Key sight Advanced Design System (ADS) tool. The double balanced bulk driven Gilbert mixer architecture is used as a core in proposed mixer. LC Differential matching is used both at the LO switching stages and RF trans conductance stage with R-L-C load as output stage to enhance the conversion gain of the mixer. The bulk driven technique is used for the low power consumption. The proposed mixer provides IIP3 of 20dBm, maximum conversion gain of 10.060 dB, P1 dB of −20.98 dBm and double side-band noise figure (DSB NF) of 0.58 dB. The mixer operates at DC supply of 3.1V with power consumption of 2 mW.