1 GHz clock operation of Josephson RAMs

Shuichi Nagasawa, Hideaki Numata, Yoshihito Hashimoto, Shuichi Tahara
{"title":"1 GHz clock operation of Josephson RAMs","authors":"Shuichi Nagasawa,&nbsp;Hideaki Numata,&nbsp;Yoshihito Hashimoto,&nbsp;Shuichi Tahara","doi":"10.1016/S0964-1807(98)00113-6","DOIUrl":null,"url":null,"abstract":"<div><p><span>A Josephson 256 word×16 bit RAM that includes a power circuit has been designed to enable high-frequency clock operation. This RAM consists of a 4×4 matrix array of 256 RAM blocks, impedance matching lines, and input signal amplifiers. A power-supply circuit, composed of a transformer and a Josephson regulator, is included in each 256 RAM block. Fail bit maps for the 256 RAM block were measured, and perfect operation with a 100% bit yield was obtained. The 256 RAM block functioned properly at a high clock frequency of 1 GHz with less than 3 mW of </span>power dissipation<span> from an external power source.</span></p></div>","PeriodicalId":100110,"journal":{"name":"Applied Superconductivity","volume":"6 7","pages":"Pages 445-451"},"PeriodicalIF":0.0000,"publicationDate":"1998-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/S0964-1807(98)00113-6","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Applied Superconductivity","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0964180798001136","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A Josephson 256 word×16 bit RAM that includes a power circuit has been designed to enable high-frequency clock operation. This RAM consists of a 4×4 matrix array of 256 RAM blocks, impedance matching lines, and input signal amplifiers. A power-supply circuit, composed of a transformer and a Josephson regulator, is included in each 256 RAM block. Fail bit maps for the 256 RAM block were measured, and perfect operation with a 100% bit yield was obtained. The 256 RAM block functioned properly at a high clock frequency of 1 GHz with less than 3 mW of power dissipation from an external power source.

1 GHz时钟操作的约瑟夫森RAMs
包含电源电路的约瑟夫逊256 word×16位RAM设计用于实现高频时钟操作。该RAM由256个RAM块的4×4矩阵阵列、阻抗匹配线和输入信号放大器组成。电源电路,由变压器和约瑟夫森稳压器组成,包括在每个256 RAM块中。测量了256 RAM块的故障位映射,并获得了100%比特收率的完美操作。256 RAM块在1ghz的高时钟频率下正常工作,外部电源的功耗小于3mw。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信