Look up Table Based Low Power Analog Circuit Testing

Q3 Engineering
L. Maharana, T. Sarkar, S. Pradhan
{"title":"Look up Table Based Low Power Analog Circuit Testing","authors":"L. Maharana, T. Sarkar, S. Pradhan","doi":"10.5829/idosi.ije.2016.29.09c.10","DOIUrl":null,"url":null,"abstract":"In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the analog circuit, is designed and is taken for testing purpose. Fault coverage is identified after fault modeling, fault injection and fault simulation. More than 93% fault coverage is achieved and there is a scope of increasing more fault coverage. Since analog testing prefaces the challenge of power dissipation during testing, some power minimization techniques like sleepy stack method and current correlation method have adhered during the testing process. Test power reduction up to 84 % is achieved in this work.","PeriodicalId":14066,"journal":{"name":"International Journal of Engineering - Transactions C: Aspects","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2016-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Engineering - Transactions C: Aspects","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.5829/idosi.ije.2016.29.09c.10","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, a method of low power analog testing is proposed. In spite of having Oscillation Based Built in Self-Test methodology (OBIST), a look up table based (LUT) low power testing approach has been proposed to find out the faulty circuit and also to sort out the particular fault location in the circuit. In this paper an operational amplifier, which is the basic building block in the analog circuit, is designed and is taken for testing purpose. Fault coverage is identified after fault modeling, fault injection and fault simulation. More than 93% fault coverage is achieved and there is a scope of increasing more fault coverage. Since analog testing prefaces the challenge of power dissipation during testing, some power minimization techniques like sleepy stack method and current correlation method have adhered during the testing process. Test power reduction up to 84 % is achieved in this work.
查找表基于低功耗模拟电路测试
本文提出了一种低功耗模拟测试方法。在已有基于振荡的内建自检方法(OBIST)的基础上,提出了一种基于查找表(LUT)的低功耗测试方法来发现故障电路,并对电路中的特定故障位置进行分类。本文设计了一个运算放大器,它是模拟电路的基本组成部分,并用于测试。通过故障建模、故障注入和故障仿真,确定故障覆盖范围。故障覆盖率达到93%以上,并且故障覆盖率还在不断增加。由于模拟测试在测试过程中面临着功耗的挑战,因此在测试过程中坚持了一些功耗最小化技术,如休眠堆栈法和电流相关法。在这项工作中,测试功耗降低了84%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
CiteScore
3.10
自引率
0.00%
发文量
29
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信