Implementation of non-volatile 4×4 4T1D DRAM cell in 0.18μm technology

T. Joseph, Ajith Ravindran
{"title":"Implementation of non-volatile 4×4 4T1D DRAM cell in 0.18μm technology","authors":"T. Joseph, Ajith Ravindran","doi":"10.1109/ICCICCT.2014.6993001","DOIUrl":null,"url":null,"abstract":"This paper deals with the design and evolution of different 4×4 bit DRAM cells. Performances of different volatile 4×4 DRAM cells are compared. The comparison is done on the basis of power, area and delay. The 4×4 Non-Volatile (NVDRAM 4T1D) cell is proposed. The performance of the NVDRAM is then examined. The schematic entry was done using Mentor Graphics Design architect and simulations are done using Mentor Graphics Eldo. The simulation results obtained with TSMC 0.18μm process technology at 1.8V.","PeriodicalId":6615,"journal":{"name":"2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT)","volume":"507 1","pages":"435-439"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCICCT.2014.6993001","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper deals with the design and evolution of different 4×4 bit DRAM cells. Performances of different volatile 4×4 DRAM cells are compared. The comparison is done on the basis of power, area and delay. The 4×4 Non-Volatile (NVDRAM 4T1D) cell is proposed. The performance of the NVDRAM is then examined. The schematic entry was done using Mentor Graphics Design architect and simulations are done using Mentor Graphics Eldo. The simulation results obtained with TSMC 0.18μm process technology at 1.8V.
采用0.18μm技术实现非易失性4×4 4T1D DRAM单元
本文讨论了不同4×4位DRAM单元的设计和发展。比较了不同挥发性4×4 DRAM电池的性能。从功率、面积和时延三个方面进行了比较。提出了4×4非易失性(NVDRAM 4T1D)单元。然后检查NVDRAM的性能。原理图入口使用Mentor Graphics Design architect完成,仿真使用Mentor Graphics Eldo完成。仿真结果采用TSMC 0.18μm工艺在1.8V下得到。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信