Copper wires for high speed logic LSI prepared by low pressure long throw sputtering method : Special issue on materials-related issues for Cu interconnects used in ultra high speed large scaled integrated Si devices

T. Saito, T. Hashimoto, N. Ohashi, T. Fujiwara, H. Yamaguchi
{"title":"Copper wires for high speed logic LSI prepared by low pressure long throw sputtering method : Special issue on materials-related issues for Cu interconnects used in ultra high speed large scaled integrated Si devices","authors":"T. Saito, T. Hashimoto, N. Ohashi, T. Fujiwara, H. Yamaguchi","doi":"10.2320/MATERTRANS.43.1599","DOIUrl":null,"url":null,"abstract":"Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly depends upon the feature size of trenches and holes which are formed on silicon wafer. Sub-micron holes and trenches are successfully filled with copper by using this sputtering process followed by re-flow annealing process. Hydrogen annealing process prior to the sputtering deposition on via openings is also investigated to realize good conductivity through the via. This process results in the reduction of copper oxide at the surface of copper film. Using these newly developed processes, 0.2μm node BiCMOS LSI with 4 level copper interconnects was successfully fabricated and high performance of the copper interconnect system was clearly demonstrated.","PeriodicalId":18264,"journal":{"name":"Materials Transactions Jim","volume":"40 1","pages":"1599-1604"},"PeriodicalIF":0.0000,"publicationDate":"2002-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Materials Transactions Jim","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.2320/MATERTRANS.43.1599","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Copper sputtering method for fabrication of high performance logic LSI was studied. Extension of target to substrate distance is effective to improve step coverage of sputtered film combined with reduced operation pressure. Step coverage of low pressure long throw sputtering method also strongly depends upon the feature size of trenches and holes which are formed on silicon wafer. Sub-micron holes and trenches are successfully filled with copper by using this sputtering process followed by re-flow annealing process. Hydrogen annealing process prior to the sputtering deposition on via openings is also investigated to realize good conductivity through the via. This process results in the reduction of copper oxide at the surface of copper film. Using these newly developed processes, 0.2μm node BiCMOS LSI with 4 level copper interconnects was successfully fabricated and high performance of the copper interconnect system was clearly demonstrated.
低压长溅射法制备高速逻辑LSI用铜线:超高速大规模集成硅器件用铜互连材料相关问题专刊
研究了铜溅射制备高性能逻辑大规模集成电路的方法。靶材与衬底距离的延长可以有效地提高溅射膜的台阶覆盖率,同时降低操作压力。低压长溅射法的步长覆盖范围也很大程度上取决于硅片上形成的沟槽和孔的特征尺寸。采用该溅射工艺和再流动退火工艺成功地填充了亚微米孔洞和沟槽。研究了在孔孔溅射沉积之前的氢退火工艺,以实现通过孔的良好导电性。这一过程导致铜膜表面氧化铜的减少。利用这些新工艺,成功地制作了具有4级铜互连的0.2μm节点BiCMOS LSI,并充分证明了铜互连系统的高性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信