Magnitude to Digital Converter with Latch-Type Comparator and Dynamic Switching Current Scheme

IF 1.3 Q3 COMPUTER SCIENCE, INFORMATION SYSTEMS

IET Networks Pub Date : 2022-10-14 DOI:10.1109/IET-ICETA56553.2022.9971646

Hsin-Liang Chen, Yin-Qin Ye, Jen-Shiun Chiang

引用次数: 0

Abstract

A magnitude to digital converter is proposed using a latch-type comparator to replace the conventional opamp-based comparator. The PVT-dependent timing error can be relieved by employing the latch-type comparator and rearranging the decision control circuits. Besides, the power efficiency can be improved within the low and high speed operations. For increasing the linearity of the converting process, a dynamic current source is also developed to obtain the best coefficient of determination. A prototype of 10-bit converter was designed to operate at 40-kS/s with only 56.S-$\mu$W of power dissipations, respectively.

查看原文本刊更多论文

具有锁存式比较器和动态开关电流方案的幅值到数字转换器

提出了一种用锁存式比较器代替传统的基于运放的比较器的幅度-数字转换器。通过采用锁存式比较器和重新排列决策控制电路，可以消除pvt相关的定时误差。此外，在低速和高速运行时，可以提高功率效率。为了提高转换过程的线性度，还开发了动态电流源，以获得最佳的决定系数。一个10位转换器的原型被设计为工作在40-kS/s，只有56。S-$\mu$W分别表示功耗。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

IET Networks COMPUTER SCIENCE, INFORMATION SYSTEMS-

CiteScore

5.00

自引率

0.00%

发文量

审稿时长

33 weeks

期刊介绍： IET Networks covers the fundamental developments and advancing methodologies to achieve higher performance, optimized and dependable future networks. IET Networks is particularly interested in new ideas and superior solutions to the known and arising technological development bottlenecks at all levels of networking such as topologies, protocols, routing, relaying and resource-allocation for more efficient and more reliable provision of network services. Topics include, but are not limited to: Network Architecture, Design and Planning, Network Protocol, Software, Analysis, Simulation and Experiment, Network Technologies, Applications and Services, Network Security, Operation and Management.