Thermal analysis of energy efficient clock gated arithmetic logic unit on FPGA

Nidhi Gupta
{"title":"Thermal analysis of energy efficient clock gated arithmetic logic unit on FPGA","authors":"Nidhi Gupta","doi":"10.1109/ICCICCT.2014.6993103","DOIUrl":null,"url":null,"abstract":"This paper, deals with Thermal Analysis of Energy Efficient Clock Gated Arithmetic Logic Unit on FPGA for reduction of leakage power and total power consumption and it has been analyzed that there is reduction in Leakage Power when ambient temperature decreases from 50 degree Celsius to 20 degree Celsius. Virtex-6 is 40-nm FPGA, on which Thermal Analysis of Energy Efficient Clock Gated Arithmetic Logic Unit has been analyzed with device operating frequency is 1GHz. This reduction in leakage power is analyzed on arithmetic and logic unit with latch free clock gating technique and on arithmetic and logic unit with latch based clock gating technique. There is significant Leakage power reduction by varying ambient temperature. With Latch free clock gating technique in Low Power Arithmetic and Logic Unit the Contribution of leakage power was 1.327W, when Ambient Temperature is 50 degree Celsius, which is further reduced to 1.246W at 40 degree Celsius Ambient Temperature, 1.176W at 30 degree Celsius Ambient Temperature, 1.114W at 20 degree Celsius Ambient Temperature. With Latch based clock gating technique in Low Power Arithmetic and Logic Unit the Contribution of leakage power was 1.328W When Ambient Temperature is 50 degree Celsius, which is further reduced to 1.247W at 40 degree Celsius Ambient Temperature, 1.177W at 30 degree Celsius Ambient Temperature, 1.115W at 30 degree Celsius Ambient Temperature. So, there is reduction in leakage power in energy efficient arithmetic and logic unit.","PeriodicalId":6615,"journal":{"name":"2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT)","volume":"65 1","pages":"990-993"},"PeriodicalIF":0.0000,"publicationDate":"2014-07-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCICCT.2014.6993103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper, deals with Thermal Analysis of Energy Efficient Clock Gated Arithmetic Logic Unit on FPGA for reduction of leakage power and total power consumption and it has been analyzed that there is reduction in Leakage Power when ambient temperature decreases from 50 degree Celsius to 20 degree Celsius. Virtex-6 is 40-nm FPGA, on which Thermal Analysis of Energy Efficient Clock Gated Arithmetic Logic Unit has been analyzed with device operating frequency is 1GHz. This reduction in leakage power is analyzed on arithmetic and logic unit with latch free clock gating technique and on arithmetic and logic unit with latch based clock gating technique. There is significant Leakage power reduction by varying ambient temperature. With Latch free clock gating technique in Low Power Arithmetic and Logic Unit the Contribution of leakage power was 1.327W, when Ambient Temperature is 50 degree Celsius, which is further reduced to 1.246W at 40 degree Celsius Ambient Temperature, 1.176W at 30 degree Celsius Ambient Temperature, 1.114W at 20 degree Celsius Ambient Temperature. With Latch based clock gating technique in Low Power Arithmetic and Logic Unit the Contribution of leakage power was 1.328W When Ambient Temperature is 50 degree Celsius, which is further reduced to 1.247W at 40 degree Celsius Ambient Temperature, 1.177W at 30 degree Celsius Ambient Temperature, 1.115W at 30 degree Celsius Ambient Temperature. So, there is reduction in leakage power in energy efficient arithmetic and logic unit.
基于FPGA的节能时钟门控算术逻辑单元热分析
本文对FPGA上的节能时钟门控算术逻辑单元进行了降低泄漏功率和总功耗的热分析,分析了当环境温度从50℃降低到20℃时,泄漏功率有所降低。Virtex-6是40nm的FPGA,在其上对器件工作频率为1GHz的节能时钟门控算术逻辑单元进行了热分析。对算法逻辑单元采用无锁存器时钟门控技术和算法逻辑单元采用基于锁存器的时钟门控技术降低泄漏功率进行了分析。通过改变环境温度,可以显著降低泄漏功率。在低功耗算术逻辑单元中采用无锁存时钟门控技术,当环境温度为50℃时,漏功率贡献为1.327W,在40℃环境温度下,漏功率贡献为1.246W,在30℃环境温度下,漏功率贡献为1.176W,在20℃环境温度下,漏功率贡献为1.114W。在低功耗算术逻辑单元中采用基于Latch的时钟门控技术,当环境温度为50℃时,漏功率贡献为1.328W,在40℃环境温度下,漏功率贡献为1.247W,在30℃环境温度下,漏功率贡献为1.177W,在30℃环境温度下,漏功率贡献为1.115W。因此,在节能的算法和逻辑单元中,漏电功率有所降低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信