Improved 0.18μm CMOS down-conversion mixer for UWB systems

Dheeraj Kalra, Divesh Kumar, Abhay Chaturvedi
{"title":"Improved 0.18μm CMOS down-conversion mixer for UWB systems","authors":"Dheeraj Kalra, Divesh Kumar, Abhay Chaturvedi","doi":"10.1109/ICCCNT.2017.8204103","DOIUrl":null,"url":null,"abstract":"This paper presents the CMOS Down-Conversion Mixer for UWB systems., The circuit is simulated under 0.18μm TSMC CMOS technology. Common mode feedback is used in the circuit and buffer stage is used to provide th impedance matching. The Passive RLC matcing is used at the input ports. The simulation result shows the conversion gain 15.484dB with noise figure of 15.894dB and IIP3 value of 10.009dBm. The Power consumption the MOSFETs used in the circuit is 40mW.","PeriodicalId":6581,"journal":{"name":"2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","volume":"94 1","pages":"1-5"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 8th International Conference on Computing, Communication and Networking Technologies (ICCCNT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCNT.2017.8204103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents the CMOS Down-Conversion Mixer for UWB systems., The circuit is simulated under 0.18μm TSMC CMOS technology. Common mode feedback is used in the circuit and buffer stage is used to provide th impedance matching. The Passive RLC matcing is used at the input ports. The simulation result shows the conversion gain 15.484dB with noise figure of 15.894dB and IIP3 value of 10.009dBm. The Power consumption the MOSFETs used in the circuit is 40mW.
改进的0.18μm CMOS下变频混频器用于UWB系统
本文介绍了一种用于超宽带系统的CMOS下变频混频器。在0.18μm TSMC CMOS工艺下对电路进行了仿真。共模反馈用于电路中,缓冲级用于提供阻抗匹配。无源RLC匹配用于输入端口。仿真结果表明,转换增益为15.484dB,噪声系数为15.894dB, IIP3值为10.009dBm。电路中使用的mosfet的功耗为40mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信